EEWORLDEEWORLDEEWORLD

Part Number

Search

51764-10411604C0

Description
Board Connector, 124 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle
CategoryThe connector    The connector   
File Size246KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

51764-10411604C0 Overview

Board Connector, 124 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle

51764-10411604C0 Parametric

Parameter NameAttribute value
MakerAmphenol
Reach Compliance Codecompliant
Other featuresTERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedTIN LEAD
Contact point genderFEMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number51764
Mixed contactsYES
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typePRESS FIT
Total number of contacts124
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:L
STATUS:
Released
Printed: Dec 20, 2010
.
How is the DSP's RF5 framework actually used?
Dear friends, I have never been exposed to dsp, and I came across the RF5 reference framework directly. My goal is to learn how to modify it to develop a program of my own. The theory is confusing, bu...
huj Embedded System
Share fpga information!!
Good information on fpga!...
尧之裔 FPGA/CPLD
The data of STM32 ADC is tampered when using DMA mode
During the recent test, it was found that the data read by STM32 ADC using DMA mode would appear as follows I started to suspect that it was high-frequency interference from external signals. After a ...
littleshrimp stm32/stm8
raw-os has been updated to version 1091
raw-os has been updated to version 1091. Please download it from the official website: http://www.raw-os.org/Download.html. For the revision history, please refer to: https://github.com/jorya/raw-os....
jorya_txj Embedded System
About PLL optimization
I use PLL to generate 6 divided clocks, but only one divided clock can be used at the same time. Quartus optimizes the other unused divided clocks and only routes one clock. Is there any way to preven...
zhenpeng25 FPGA/CPLD
ECG ten electrodes and 12 leads
ECG ten electrodes and 12 leads1. I don't know much about how to obtain electrocardiogram information using ECG. Why is ECG called 12-lead when it only has ten electrodes? What is the relationship bet...
QWE4562009 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2268  2538  201  1121  393  46  52  5  23  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号