EEWORLDEEWORLDEEWORLD

Part Number

Search

XC18V02PC44C

Description
256K X 8 CONFIGURATION MEMORY, 20 ns, PQCC44
Categorystorage    storage   
File Size279KB,24 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XC18V02PC44C Online Shopping

Suppliers Part Number Price MOQ In stock  
XC18V02PC44C - - View Buy Now

XC18V02PC44C Overview

256K X 8 CONFIGURATION MEMORY, 20 ns, PQCC44

XC18V02PC44C Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeLCC
package instructionLCC-44
Contacts44
Reach Compliance Code_compli
ECCN codeEAR99
Factory Lead Time12 weeks
Maximum access time20 ns
Maximum clock frequency (fCLK)20 MHz
Data retention time - minimum20
Durability20000 Write/Erase Cycles
JESD-30 codeS-PQCC-J44
JESD-609 codee0
length16.5862 mm
memory density2097152 bi
Memory IC TypeCONFIGURATION MEMORY
memory width8
Humidity sensitivity level3
Number of functions1
Number of terminals44
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX8
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC44,.7SQ
Package shapeSQUARE
Package formCHIP CARRIER
Parallel/SerialPARALLEL/SERIAL
Peak Reflow Temperature (Celsius)225
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height4.572 mm
Maximum standby current0.01 A
Maximum slew rate0.025 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
typeNOR TYPE
width16.5862 mm
24
R
XC18V00 Series In-System-Programmable
Configuration PROMs
Product Specification
DS026 (v5.2) January 11, 2008
0
Features
In-System Programmable 3.3V PROMs for
Configuration of Xilinx FPGAs
Low-Power Advanced CMOS FLASH Process
Dual Configuration Modes
Endurance of 20,000 Program/Erase Cycles
Program/Erase Over Full Industrial Voltage and
Temperature Range (–40
°
C to +85
°
C)
Serial Slow/Fast Configuration (up to 33 MHz)
Parallel (up to 264 Mb/s at 33 MHz)
IEEE Std 1149.1 Boundary-Scan (JTAG) Support
JTAG Command Initiation of Standard FPGA
Configuration
Simple Interface to the FPGA
Cascadable for Storing Longer or Multiple Bitstreams
5V-Tolerant I/O Pins Accept 5V, 3.3V and 2.5V Signals
3.3V or 2.5V Output Capability
Design Support Using the Xilinx ISE™ Foundation™
Software Packages
Available in PC20, SO20, PC44, and VQ44 Packages
Lead-Free (Pb-Free) Packaging
Description
Xilinx introduces the XC18V00 series of in-system
programmable configuration PROMs (Figure
1).
Devices in
this 3.3V family include a 4-megabit, a 2-megabit, a
1-megabit, and a 512-kilobit PROM that provide an easy-to-
use, cost-effective method for reprogramming and storing
Xilinx FPGA configuration bitstreams.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after CE and OE are enabled, data is available on the
PROM DATA (D0) pin that is connected to the FPGA DIN
pin. New data is available a short access time after each
rising clock edge. The FPGA generates the appropriate
number of clock pulses to complete the configuration. When
the FPGA is in Slave Serial mode, the PROM and the FPGA
are clocked by an external clock.
X-Ref Target - Figure 1
When the FPGA is in Master SelectMAP mode, the FPGA
generates a configuration clock that drives the PROM. When
the FPGA is in Slave Parallel or Slave SelectMAP mode, an
external oscillator generates the configuration clock that
drives the PROM and the FPGA. After CE and OE are
enabled, data is available on the PROM’s DATA (D0-D7)
pins. New data is available a short access time after each
rising clock edge. The data is clocked into the FPGA on the
following rising edge of the CCLK. A free-running oscillator
can be used in the Slave Parallel or Slave SelecMAP modes.
Multiple devices can be cascaded by using the CEO output
to drive the CE input of the following device. The clock
inputs and the DATA outputs of all PROMs in this chain are
interconnected. All devices are compatible and can be
cascaded with other members of the family or with the
XC17V00 one-time programmable serial PROM family.
OE/RESET
CLK
CE
TCK
TMS
TDI
TDO
Control
and
JTAG
Interface
Data
CEO
Memory
Address
Data
Serial
or
Parallel
Interface
D0 DATA
Serial or Parallel Mode
7
D[1:7]
Parallel Interface
CF
DS026_01_040204
Figure 1:
XC18V00 Series Block Diagram
© 1999–2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other
trademarks are the property of their respective owners.
DS026 (v5.2) January 11, 2008
Product Specification
www.xilinx.com
1
The weather is unusual this year. How is the weather where you are now?
Let me first talk about the weather here right now.Location: Fuzhou countryside Weather: Rainy day Temperature: 16-22 degrees今年天气真的是很反常,三月末四月初的时候热的穿短袖。五月却是长袖加外套。有那么几天我甚至在穿棉袄,那个冷啊冷。 长这么大六一一直都是穿着短袖过的,除了...
okhxyyo Talking
When laying out a PCB, for example, if the wiring of a resistor cannot be routed away, can the wiring be routed between the two pad terminals of the resistor?
When laying out a PCB, for example, if a resistor cannot be routed away, can the wire be routed between the two pad terminals of the resistor? Is there any harm in doing so?...
小太阳yy Analog electronics
Problems encountered in the three-phase PFC project, please help me
Using TMS320X28121. The algorithm is voltage outer loop and current inner loop control (both are PI control), svpwm algorithm I don't understand why phase compensation is needed. How are the above thr...
li4850729 DSP and ARM Processors
The program cannot write properly to WCH's CH552 T. Please help me.
[i=s]This post was last edited by hakura on 2019-1-30 17:13[/i] I think it is difficult to read because I am using machine translation, but I would be happy if you could reply. I wrote a program for C...
hakura 51mcu
The current state of high definition
At the end of 2009, someone shouted the slogan "2010 will be the first year of high-definition". Judging from the situation in the past six months of 2010, the "first year of high-definition" is not j...
xyh_521 Industrial Control Electronics
What's wrong with my "hexadecimal to decimal function"?
In the program, AD sampling gets a hexadecimal number: #define uint16 unsigned int uint16 AD_Result=0; AD_Result=ADRESL&0x00FF; AD_Result|=ADRESH>12)&0x000f); s[1]=(((src>>8)&0x000f); s[2]=((src>>4)&0...
面纱如雾 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1655  2174  2720  1832  1575  34  44  55  37  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号