FV80524RX366128 datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> FV80524RX366128

FV80524RX366128: DescriptionMicroprocessor, 32-Bit, 366MHz, CMOS, PPGA370, 1.950 X 1.950 INCH, HEAT SINK, STAGGERED, PLASTIC, PGA-370; CategoryThe embedded processor and controller Microcontrollers and processors; File Size3MB，130 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric View All

FV80524RX366128 Overview

Microprocessor, 32-Bit, 366MHz, CMOS, PPGA370, 1.950 X 1.950 INCH, HEAT SINK, STAGGERED, PLASTIC, PGA-370

FV80524RX366128 Parametric

Parameter Name	Attribute value
Parts packaging code	PGA
package instruction	IPGA, SPGA370,37X37
Contacts	370
Reach Compliance Code	unknown
ECCN code	3A001.A.3
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	66 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-PPGA-P370
length	49.53 mm
low power mode	YES
Number of terminals	370
Package body material	PLASTIC/EPOXY
encapsulated code	IPGA
Encapsulate equivalent code	SPGA370,37X37
Package shape	SQUARE
Package form	GRID ARRAY, INTERSTITIAL PITCH
power supply	2 V
Certification status	Not Qualified
Maximum seat height	3.33 mm
speed	366 MHz
Nominal supply voltage	2 V
surface mount	NO
technology	CMOS
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
width	49.53 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR
Base Number Matches	1

Preview

Download Datasheet

View All

Intel

Celeron

Processor

up to 1.10 GHz

Datasheet

Available at 1.10 GHz, 1 GHz, 950 MHz,

900 MHz, 850 MHz, 800 MHz, 766 MHz,

733 MHz, 700 MHz, 667 MHz, 633 MHz,

600 MHz, 566 MHz, 533 MHz,

533A MHz, 500 MHz, 466 MHz,

433 MHz, 400 MHz, 366 MHz, 333 MHz,

and 300A MHz core frequencies with

128 KB level-two cache (on die); 300 MHz

and 266 MHz core frequencies without

level-two cache.

Intel’s latest Celeron

processors in the

FC-PGA/FC-PGA2 package are

manufactured using the advanced 0.18

micron technology.

Binary compatible with applications

running on previous members of the Intel

microprocessor line.

Dynamic execution microarchitecture.

Operates on a 100/66 MHz, transaction-

oriented system bus.

Specifically designed for uni-processor

based Value PC systems, with the

capabilities of MMX™ technology.

Power Management capabilities.

Optimized for 32-bit applications running

on advanced 32-bit operating systems.

Uses cost-effective packaging technology.

— Single Edge Processor (S.E.P.) Package

to maintain compatibility with SC242

(processor core frequencies (MHz):

266, 300, 300A, 333, 366, 400, 433).

— Plastic Pin Grid Array (PPGA) Package

(processor core frequencies (MHz):

300A, 333, 366, 400, 433, 466, 500,

533).

— Flip-Chip Pin Grid Array (FC-PGA /

FC-PGA2) Package (processor core

frequencies (MHz); 533A, 566, 600,

633, 667, 700, 733, 766, 800, 850, 900,

950); (GHz); 1, 1.10

Integrated high-performance 32 KB

instruction and data, nonblocking, level-

one cache: separate 16 KB instruction and

16 KB data caches.

Integrated thermal diode.

The Intel

Celeron

processor is designed for uni-processor based Value PC desktops and is

binary compatible with previous generation Intel architecture processors. The Celeron processor

provides good performance for applications running on advanced operating systems such as

Microsoft* Windows*98, Windows NT*, Windows* 2000, Windows XP* and Linux*. This is

achieved by integrating the best attributes of Intel processors—the dynamic execution

performance of the P6 microarchitecture plus the capabilities of MMX™ technology—bringing

a balanced level of performance to the Value PC market segment. The Celeron processor offers

the dependability you would expect from Intel at an exceptional value. Systems based on

Celeron processors also include the latest features to simplify system management and lower the

cost of ownership for small business and home environments.

FC-PGA2 Package

FC-PGA Package

PPGA Package

S.E.P. Package

Document Number:

243658-020

January 2002

Intel

Celeron

Processor up to 1.10 GHz

Contents

1.0

Introduction.......................................................................................................................11

1.1

Terminology.........................................................................................................11

1.1.1 Package Terminology.............................................................................12

1.1.2 Processor Naming Convention...............................................................13

References ..........................................................................................................14

System Bus and Vref...........................................................................................15

Clock Control and Low Power States..................................................................15

2.2.1 Normal State—State 1 ...........................................................................16

2.2.2 AutoHALT Power Down State—State 2 .................................................16

2.2.3 Stop-Grant State—State 3 .....................................................................17

2.2.4 HALT/Grant Snoop State—State 4 ........................................................17

2.2.5 Sleep State—State 5..............................................................................17

2.2.6 Deep Sleep State—State 6 ....................................................................18

2.2.7 Clock Control..........................................................................................18

Power and Ground Pins ......................................................................................18

2.3.1 Phase Lock Loop (PLL) Power...............................................................19

Processor Decoupling .........................................................................................19

2.4.1 System Bus AGTL+ Decoupling.............................................................19

Voltage Identification ...........................................................................................20

System Bus Unused Pins....................................................................................21

Processor System Bus Signal Groups ................................................................21

2.7.1 Asynchronous Vs. Synchronous for System Bus Signals ......................23

2.7.2 System Bus Frequency Select Signal (BSEL[1:0]).................................23

Test Access Port (TAP) Connection....................................................................23

Maximum Ratings................................................................................................23

Processor DC Specifications...............................................................................24

AGTL+ System Bus Specifications .....................................................................33

System Bus AC Specifications ............................................................................34

System Bus Clock (BCLK) Signal Quality Specifications and

Measurement Guidelines ....................................................................................52

AGTL+ Signal Quality Specifications and Measurement Guidelines ..................55

Non-AGTL+ Signal Quality Specifications and Measurement Guidelines...........57

3.3.1 Overshoot/Undershoot Guidelines .........................................................57

3.3.2 Ringback Specification ...........................................................................58

3.3.3 Settling Limit Guideline...........................................................................59

AGTL+ Signal Quality Specifications and Measurement Guidelines

(FC-PGA/FC-PGA2 Packages) ...........................................................................59

3.4.1 Overshoot/Undershoot Guidelines (FC-PGA/FC-PGA2 Packages) .......59

3.4.2 Overshoot/Undershoot Magnitude (FC-PGA/FC-PGA2 Packages) .......59

3.4.3 Overshoot/Undershoot Pulse Duration (FC-PGA/FC-PGA2

Packages) ..............................................................................................60

3.4.4 Activity Factor (FC-PGA/FC-PGA2 Packages) ......................................60

1.2

2.0

2.1

2.2

Electrical Specifications....................................................................................................15

2.3

2.4

2.5

2.6

2.7

2.8

2.9

2.10

2.11

2.12

3.0

3.1

3.2

3.3

System Bus Signal Simulations........................................................................................52

3.4

Datasheet

Intel

Celeron

Processor up to 1.10 GHz

3.5

4.0

4.1

5.0

Reading Overshoot/Undershoot Specification Tables

(FC-PGA/FC-PGA2 Packages) .............................................................. 61

3.4.6 Determining if a System meets the Overshoot/Undershoot

Specifications (FC-PGA/FC-PGA2 Packages)....................................... 62

Non-AGTL+ Signal Quality Specifications and Measurement Guidelines........... 64

Thermal Specifications........................................................................................ 65

4.1.1 Thermal Diode........................................................................................ 68

S.E.P. Package ................................................................................................... 69

5.1.1 Materials Information.............................................................................. 69

5.1.2

Signal Listing (S.E.P. Package) ............................................................ 70

PPGA Package ................................................................................................... 79

5.2.1 PPGA Package Materials Information.................................................... 79

5.2.2 PPGA Package Signal Listing ................................................................ 81

FC-PGA/FC-PGA2 Packages ............................................................................. 92

5.3.1 FC-PGA Mechanical Specifications ....................................................... 92

5.3.2 Mechanical Specifications (FC-PGA2 Package) .................................... 94

5.3.2.1 Recommended Mechanical Keep-Out Zones

(FC-PGA2 Package) ................................................................. 96

5.3.3 FC-PGA/FC-PGA2 Package Signal List................................................. 97

Processor Markings (PPGA/FC-PGA/FC-PGA2 Packages) ............................. 108

Heatsink Volumetric Keepout Zone Guidelines................................................. 109

Mechanical Specifications for the Boxed Intel

Celeron

Processor ................ 110

6.1.1 Mechanical Specifications for the S.E.P. Package............................... 110

6.1.1.1 Boxed Processor Heatsink Weight.......................................... 112

6.1.1.2 Boxed Processor Retention Mechanism ................................. 112

6.1.2 Mechanical Specifications for the PPGA Package............................... 113

6.1.2.1 Boxed Processor Heatsink Weight.......................................... 114

6.1.3 Mechanical Specifications for the FC-PGA/FC-PGA2 Packages......... 114

6.1.3.1 Boxed Processor Heatsink Weight.......................................... 115

Thermal Specifications...................................................................................... 115

6.2.1 Thermal Requirements for the Boxed Intel

Celeron

Processor........ 115

6.2.1.1 Boxed Processor Cooling Requirements ................................ 115

6.2.1.2 Boxed Processor Thermal Cooling Solution Clip .................... 117

Electrical Requirements for the Boxed Intel

Celeron

Processor ................... 117

6.3.1 Electrical Requirements ....................................................................... 117

Signal Summaries ............................................................................................. 126

3.4.5

Thermal Specifications and Design Considerations......................................................... 65

Mechanical Specifications................................................................................................ 69

5.1

5.2

5.3

5.4

5.5

6.0

6.1

Boxed Processor Specifications..................................................................................... 110

6.2

6.3

7.0

Processor Signal Description ......................................................................................... 120

7.1

Datasheet

Intel

Celeron

Processor up to 1.10 GHz

Figures

Clock Control State Machine...............................................................................16

BCLK to Core Logic Offset ..................................................................................48

BCLK*, PICCLK, and TCK Generic Clock Waveform .........................................49

System Bus Valid Delay Timings ........................................................................49

System Bus Setup and Hold Timings..................................................................49

System Bus Reset and Configuration Timings (For the S.E.P. and

PPGA Packages) ................................................................................................50

System Bus Reset and Configuration Timings (For the

FC-PGA/FC-PGA2 Package) ..............................................................................50

Power-On Reset and Configuration Timings.......................................................51

Test Timings (TAP Connection) ..........................................................................51

Test Reset Timings .............................................................................................51

BCLK, TCK, PICCLK Generic Clock Waveform at the Processor Core Pins .....53

BCLK, TCK, PICCLK Generic Clock Waveform at the Processor

Edge Fingers .......................................................................................................54

Low to High AGTL+ Receiver Ringback Tolerance.............................................56

Non-AGTL+ Overshoot/Undershoot, Settling Limit, and Ringback .....................57

Maximum Acceptable AGTL+ Overshoot/Undershoot Waveform

(FC-PGA/FC-PGA2 Packages) ...........................................................................63

Non-AGTL+ Overshoot/Undershoot, Settling Limit, and Ringback ....................64

Processor Functional Die Layout (CPUID 0686h)...............................................67

Processor Functional Die Layout (up to CPUID 0683h)......................................67

Processor Substrate Dimensions (S.E.P. Package) ...........................................70

Processor Substrate Primary/Secondary Side Dimensions (S.E.P. Package)....70

Package Dimensions (PPGA Package) ..............................................................79

PPGA Package (Pin Side View)..........................................................................81

Package Dimensions (FC-PGA Package)...........................................................92

Package Dimensions (FC-PGA2 Package).........................................................94

Volumetric Keep-Out ...........................................................................................96

Component Keep-Out .........................................................................................96

Package Dimensions (FC-PGA/FC-PGA2 Packages) ........................................97

Top Side Processor Markings (PPGA Package)...............................................108

Top Side Processor Markings (FC-PGA Package) ...........................................108

Top Side Processor Markings (FC-PGA2 Package) .........................................108

Retention Mechanism for the Boxed Intel® Celeron

Processor in the

S.E.P. Package .................................................................................................111

Side View Space Requirements for the Boxed Processor in the S.E.P.

Package ............................................................................................................111

Front View Space Requirements for the Boxed Processor in the S.E.P.

Package ............................................................................................................112

Boxed Intel

Celeron

Processor in the PPGA Package..................................113

Side View Space Requirements for the Boxed Processor in the PPGA

Package ............................................................................................................113

Conceptual Drawing of the Boxed Intel

Celeron

Processor in the

370-Pin Socket (FC-PGA/FC-PGA2 Packages)................................................114

Dimensions of Mechanical Step Feature in Heatsink Base for the

FC-PGA/FC-PGA2 Packages ...........................................................................114

Top View Airspace Requirements for the Boxed Processor in the

S.E.P. Package .................................................................................................115

Datasheet

Recommended Resources

Asynchronous instant loss circuit composed of T flip-flop and its signal waveform

Motor drive circuit

Serial to infrared circuit

Integrated operational amplifier F007 basic application circuit

810 computer motherboard circuit diagram_10

Computer motherboard circuit diagram 815 3_28

Who has a paper on the design of a bicycle speedometer?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:49[/i] Is there any expert who has a paper on the design of bicycle speedometer? Please send it to me, thank you!...; song97 Electronics Design Contest

I'm working on MFC, 2D, and 3D acceleration for S3C6410 recently, and I encountered a problem: I'm working on MFC, 2D, and 3D acceleration for S3C6410 recently. First, I encountered the problem that the compilation failed, and then everyone said it was a DISPLAY problem, so the compilation prob...; ryl_522 Embedded System

Dance with TI to a symphony of "shared bicycle smart lock technology": [size=3]Hi! Welcome to dance with TI to a symphony of "bike-sharing smart lock technology"! Are you ready? Read on! {:1_138:} [/size][size=3][color=Red][b]Video link:[/b][/color] [url=https://training...; EEWORLD社区 TI Technology Forum

Can the simulator generated by pb5.0 be pinged by other PCs in the network?: Can the simulator's IP only be set to 192.168.131.x? If I want the simulator to be pingable from the outside, how should I set it? Thank you for your attention....; gundan Embedded System

Output three independent control digital cross-current constant voltage power supplies: [i=s]This post was last edited by Zeng in on 2015-2-11 16:55[/i] I made a power board with my classmates. The extra boards were made into finished products and sold. I bought a better development boar...; 曾经in Buy&Sell

Common semiconductor device model nomenclature: 1. National standard for naming common semiconductor device models The naming of common semiconductor device models consists of five parts. The first part uses numbers to indicate the number of electr...; 一世轮回 Integrated technical exchanges

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components