PEB20532 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PEB20532

PEB20532: DescriptionSerial I/O Controller, 2 Channel(s), 2MBps, CMOS, PQFP100, PLASTIC, TQFP-100; CategoryThe embedded processor and controller Microcontrollers and processors; File Size4MB，282 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

PEB20532 Overview

Serial I/O Controller, 2 Channel(s), 2MBps, CMOS, PQFP100, PLASTIC, TQFP-100

PEB20532 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	PLASTIC, TQFP-100
Reach Compliance Code	compliant
Address bus width	8
boundary scan	YES
maximum clock frequency	33 MHz
letter of agreement	ASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC
Data encoding/decoding methods	NRZ; NRZI; FM; BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	2 MBps
External data bus width	16
JESD-30 code	S-PQFP-G100
JESD-609 code	e0
length	14 mm
low power mode	YES
Number of serial I/Os	2
Number of terminals	100
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches	1

Preview

Download Datasheet

View All

Dat a She et , DS 1, Se p. 20 00

SEROCCO-M

2 Channel Serial Optimized

Communication Controller

PEB 20532 Version 1.2

PEF 20532 Version 1.2

Datacom

N e v e r

s t o p

t h i n k i n g .

PEB 20532

PEF 20532

Table of Contents

1.1

1.2

1.3

1.3.1

1.3.2

1.4

1.4.1

1.4.2

2.1

2.2

Page

Introduction

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Typical Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

System Integration Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Serial Configuration Examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Differences between SEROCCO-M and the ESCC Family . . . . . . . . . . . .

Enhancements to the ESCC Serial Core . . . . . . . . . . . . . . . . . . . . . . . .

Simplifications to the ESCC Serial Core . . . . . . . . . . . . . . . . . . . . . . . .

Pin Descriptions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Pin Diagram P-TQFP-100-3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Functional Overview

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.1

Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2

Serial Communication Controller (SCC) . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.1

Protocol Modes Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.2

SCC FIFOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.2.1

SCC Transmit FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.2.2

SCC Receive FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.2.3

SCC FIFO Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3

Clocking System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.1

Clock Mode 0 (0a/0b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.2

Clock Mode 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.3

Clock Mode 2 (2a/2b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.4

Clock Mode 3 (3a/3b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.5

Clock Mode 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.6

Clock Mode 5a (Time Slot Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.7

Clock Mode 5b (Octet Sync Mode) . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.8

Clock Mode 6 (6a/6b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3.9

Clock Mode 7 (7a/7b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.4

Baud Rate Generator (BRG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.5

Clock Recovery (DPLL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.6

SCC Timer Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.7

SCC Serial Bus Configuration Mode . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.8

Serial Bus Access Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.9

Serial Bus Collisions and Recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.10

Serial Bus Access Priority Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.11

Serial Bus Configuration Timing Modes . . . . . . . . . . . . . . . . . . . . . . . .

3.2.12

Functions Of Signal RTS in HDLC Mode . . . . . . . . . . . . . . . . . . . . . . . .

3.2.13

Data Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.13.1

NRZ and NRZI Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Data Sheet

2000-09-14

PEB20532 Related Products

	PEB20532	PEF20532
Description	Serial I/O Controller, 2 Channel(s), 2MBps, CMOS, PQFP100, PLASTIC, TQFP-100	Serial I/O Controller, 2 Channel(s), 2MBps, CMOS, PQFP100, PLASTIC, TQFP-100
Is it Rohs certified?	incompatible	incompatible
package instruction	PLASTIC, TQFP-100	LFQFP,
Reach Compliance Code	compliant	compliant
Address bus width	8	8
boundary scan	YES	YES
maximum clock frequency	33 MHz	33 MHz
letter of agreement	ASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC	ASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC
Data encoding/decoding methods	NRZ; NRZI; FM; BIPH-LEVEL(MANCHESTER)	NRZ; NRZI; FM; BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	2 MBps	2 MBps
External data bus width	16	16
JESD-30 code	S-PQFP-G100	S-PQFP-G100
JESD-609 code	e0	e0
length	14 mm	14 mm
low power mode	YES	YES
Number of serial I/Os	2	2
Number of terminals	100	100
Maximum operating temperature	70 °C	85 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFQFP	LFQFP
Package shape	SQUARE	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified
Maximum seat height	1.6 mm	1.6 mm
Maximum supply voltage	3.6 V	3.6 V
Minimum supply voltage	3 V	3 V
Nominal supply voltage	3.3 V	3.3 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL
Terminal surface	TIN LEAD	TIN LEAD
Terminal form	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	14 mm	14 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

Recommended Resources

Circuit diagram of a sound and light dual control energy-saving switch

Dual-purpose voice-activated switch circuit diagram

Three types of transistor amplification circuits and their characteristics - common collector circuit

Power delay turn-on controller circuit

High frequency oscillator circuit diagram

Circuit for superimposing channel number and program number on TV image

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components