EEWORLDEEWORLDEEWORLD

Part Number

Search

A42MX24-1PL100

Description
FPGA, 684 CLBS, 14000 GATES, 135 MHz, PQFP100
Categorysemiconductor    Programmable logic devices   
File Size760KB,123 Pages
ManufacturerETC
Download Datasheet Parametric View All

A42MX24-1PL100 Overview

FPGA, 684 CLBS, 14000 GATES, 135 MHz, PQFP100

A42MX24-1PL100 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals100
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
Processing package descriptionPLASTIC, QFP-100
stateACTIVE
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeFLATPACK
surface mountYes
Terminal formGULL WING
Terminal spacing0.6500 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
organize684 CLBS, 14000 GATES
Maximum FCLK clock frequency135 MHz
Number of configurable logic modules684
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits14000
The maximum delay of a CLB module2.1 ns
v6.0
40MX and 42MX FPGA Families
Features
High Capacity
Single-Chip ASIC Alternative
3,000 to 54,000 System Gates
Up to 2.5 kbits Configurable Dual-Port SRAM
Fast Wide-Decode Circuitry
Up to 202 User-Programmable I/O Pins
HiRel Features
Commercial, Industrial, Automotive, and Military
Temperature Plastic Packages
Commercial, Military Temperature, and MIL-STD-883
Ceramic Packages
QML Certification
Ceramic Devices Available to DSCC SMD
Ease of Integration
Mixed-Voltage Operation (5.0V or 3.3V for core and
I/Os), with PCI-Compliant I/Os
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Low Power Consumption
IEEE Standard 1149.1 (JTAG) Boundary Scan Testing
High Performance
5.6 ns Clock-to-Out
250 MHz Performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-Bit Address Decode
Product Profile
Device
Capacity
System Gates
SRAM Bits
Logic Modules
Sequential
Combinatorial
Decode
Clock-to-Out
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Maximum Flip-Flops
Clocks
User I/O (maximum)
PCI
Boundary Scan Test (BST)
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
CQFP
PBGA
A40MX02
3,000
295
9.5 ns
147
1
57
44, 68
100
80
A40MX04
6,000
547
9.5 ns
273
1
69
44, 68, 84
100
80
A42MX09
14,000
348
336
5.6 ns
348
516
2
104
84
100, 160
100
176
A42MX16
24,000
624
608
6.1 ns
624
928
2
140
84
100, 160, 208
100
176
A42MX24
36,000
954
912
24
6.1 ns
954
1,410
2
176
Yes
Yes
84
160, 208
176
A42MX36
54,000
2,560
1,230
1,184
24
6.3 ns
10
1,230
1,822
6
202
Yes
Yes
208, 240
208, 256
272
January 2004
© 2004 Actel Corporation
i
See the Actel website (www.actel.com) for the latest version of this datasheet.
The CE5.0 program developed in C# under VS2005 runs normally during online debugging, but it does not work properly when downloaded to the device after being generated.
The CE5.0 program developed in C# under VS2005 runs normally in online debugging, but after being generated (either as a debug or release .exe file) and downloaded to the device, it cannot run normall...
renrongwen Embedded System
Help: The serial port's send register buf cannot be written
The microcontroller I use is TMP19A61, written in C. During simulation debugging, I found that the serial port's send register buf could not be written, while other registers could be set normally. Th...
frankhu Embedded System
How to set up the stack of LPC2138 with ADS1.2
As the title says, when I use the malloc function, I find that the return value is empty. After compiling, RW is only 4k, so there should be no overflow. I checked the map and found that the heap is 0...
chenxiaoang Embedded System
Using Low Noise Modules in Satellite Applications
The low noise block (LNB) is a key functional block in the receiver chain of a satellite communication system. The LNB basically consists of a low noise amplifier (LNA) chain and a downconverter. Alth...
btty038 RF/Wirelessly
Selling one HP54503A 500MHz bandwidth oscilloscope
[i=s]This post was last edited by zcc_hunter on 2014-2-18 10:25[/i] [align=left][color=rgb(64,64,64)][backcolor=rgb(255,255,255)][b]HP HP54503A digital oscilloscope, 500MHz bandwidth, four-channel ful...
zcc_hunter Buy&Sell
Schematic diagram of Newbit development board (updated to fix Adobe opening error)
[i=s]This post was last edited by dcexpert on 2017-3-29 10:48[/i] [font=Tahoma, Helvetica, SimSun, sans-serif]Newbit schematic diagram, for your reference. [/font] [list] [*] [/list] [b][color=#ff8c00...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 250  991  166  1273  1576  6  20  4  26  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号