51746-10912000C0LF datasheet, PDF

51746-10912000C0LF: DescriptionBoard Connector, 129 Contact(s), 4 Row(s), Female, Straight, Press Fit Terminal, Locking, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size211KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51746-10912000C0LF Overview

Board Connector, 129 Contact(s), 4 Row(s), Female, Straight, Press Fit Terminal, Locking, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
body width	0.47 inch
subject depth	0.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact completed and terminated	TIN (78)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	20 mΩ
Contact style	HYBRID
DIN compliance	NO
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
Filter function	NO
IEC compliance	NO
maximum insertion force	.973 N
Insulation resistance	500000000 Ω
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	51746
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
Number of rows loaded	4
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Options	GENERAL PURPOSE
reliability	COMMERCIAL
Terminal length	0.135 inch
Terminal pitch	2.54 mm
Termination type	PRESS FIT
Total number of contacts	129
UL Flammability Code	94V-0
Evacuation force-minimum value	.17792 N
Base Number Matches	1

PDM: Rev:J

STATUS:

Released

Printed: Dec 20, 2010

Looking to buy an unused stm32F429I-discovery!: Anyone got any spare???...; ena Buy&Sell

[Help] I am new to FPGA and have a few questions related to Verilog. Please help me:: 1. Can the $display system function in Verilog be supported by QuartusII9.0? Where can I see the running results? 2. The Verilog file of a half adder is as follows: `timescale 1ns/100ps module abc(a,b...; rjrler FPGA/CPLD

psoc creator soft imitation function: [b]Hello, does the psoc creator have a simulation function? That is, the kind that allows you to see the results without connecting to hardware. [/b]...; lillian-321 MCU

LCD display: My current program display uses 12864 display without fonts. Now I need to reinstall and change the LCD display to 19264. I don't know how to change the program for display. I don't know where to star...; maxiaoling 51mcu

Talking about the long tail effect of semiconductors: [align=left][color=#8b0000]At the 3rd Photovoltaic Inverter Key Components Technology and Application Seminar held last week, I listened to a speech by Manager Cai of Fujitsu Semiconductor's Marketing...; 电路艺术 Energy Infrastructure?

The future of smart home from the perspective of top companies: [b]By Patrick Mannion, Mouser Electronics[/b] Low-power connectivity mechanisms like Bluetooth Smart, low silicon costs, easy-to-use design kits, readily available software, and of course a rapidly gr...; fish001 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components