50294-5012HCLF datasheet, PDF - EEWORLD Datasheet

50294-5012HCLF: DescriptionBoard Connector, 36 Contact(s), 3 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size445KB，5 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

50294-5012HCLF Overview

Board Connector, 36 Contact(s), 3 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	2144531136
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
Board mount options	HOLE .112-.124
body width	0.36 inch
subject depth	0.72 inch
body length	1.95 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD FLASH (30) OVER PALLADIUM NICKEL
Contact completed and terminated	Tin (Sn)
Contact point gender	FEMALE
Contact material	BERYLLIUM COPPER
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
insulator material	GLASS FILLED POLYETHYLENE
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	50294
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	3
Number of rows loaded	3
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
polarization key	POLARIZED HOUSING
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.18 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	36
UL Flammability Code	94V-0

PDM: Rev:R

STATUS:

Released

Printed: May 13, 2011

Seeking Help: Does anyone know how to add a squiggly line to the pin name of a PROTEL DXP component?...; yinghua8383 Analog electronics

PYB Nano drives LCD1602A display: This time, PYB Nano development board is used to drive LCD1602A display. In order to reduce wiring, four-wire connection is adopted. Since the contrast adjustment pin V0 of LCD is directly connected t...; hanyeguxingwo MicroPython Open Source section

Recruiting Win CE software development engineers (Beijing): [size=16px]Mainly develop input methods for iPhone-like (Mutli-touch) technology under WinCE. Requirements are as follows: 1. Familiar with programming under Windows CE or Symbian, or proficient in Wi...; 309903765 Embedded System

Xilinx Series FPGA Chip IP Core Explained [Liu Donghua, ed.] 536 pages: [font="][b]Xilinx系列FPGA芯片IP核详解 [刘东华编著]共[536页]，有书签很全。分享给大家[/b][/font]...; yhsy1002 FPGA/CPLD

9B90 C3 PB0 input mode external pull-up can only pull to 1.3V???: Is there anything special about the 9B90 C3 PB0 port? Why can the external pull-up only go up to 1.3V in input mode?I hope experts can give me some advice!...; chengtoby Microcontroller MCU

Clock jitter analyzed in the time domain Part 1: [i=s] 本帖最后由 dontium 于 2015-1-23 13:39 编辑 [/i]IntroductionNewer high-speed ADCs e outfittedwith a large analog-input bandwidth (aboutthree to six times the maximum samplingfrequency) so they can be use...; 安_然 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components