51742-30106800CCLF datasheet, PDF

51742-30106800CCLF: DescriptionBoard Connector, 69 Contact(s), 4 Row(s), Female, Straight, Press Fit Terminal, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size262KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51742-30106800CCLF Overview

Board Connector, 69 Contact(s), 4 Row(s), Female, Straight, Press Fit Terminal, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Mixed contacts	YES
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	PRESS FIT
Total number of contacts	69
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:J

STATUS:

Released

Printed: Dec 13, 2005

Find a book: [i=s]This post was last edited by paulhyde on 2014-9-15 09:19[/i] RT, "Analysis and Design Guide for Commonly Used Circuit Modules", Tsinghua University Press, thank you....; toughie Electronics Design Contest

The SDIO mode of STM32F207 hanging on FATFS can only create files, but not write files!: The code is as follows: FRESULT result; FATFS fs; FIL file1; DIR DirInf; uint32_t bw; char aa[] = "12345678"; result = f_mount(0, &fs); /* Mount a logical drive */ if (result != FR_OK ) { printf("File...; mxfggg stm32/stm8

02_Use Quartus II Timequest timing analyzer to constrain and analyze the design: 02_Use Quartus II Timequest timing analyzer to constrain and analyze the design...; 雷北城 FPGA/CPLD

Image segmentation of printed circuit boards: 1 Frontier threshold segmentation is a key step in image preprocessing. In essence, it is to determine a threshold for each pixel point, and determine whether the current pixel is a foreground or back...; songrisi PCB Design

Newbie help: Why is the option behind graph under view in dsp gray? Can I see the output waveform? ? ? I am a novice and don’t understand anything. . . ....; liubuwei8888 DSP and ARM Processors

Please help confirm: Now I need to use the SPI interface master mode and the smart card mode of the serial port at the same time. After reading the errata, the master and slave modes of SPI1 and SPI2 conflict with the syn...; owentangye stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components