EEWORLDEEWORLDEEWORLD

Part Number

Search

56132-T24-20-0500LF

Description
Board Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size165KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

56132-T24-20-0500LF Overview

Board Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle

56132-T24-20-0500LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
body width0.19 inch
subject depth0.5 inch
body length2 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number56132
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness120u inch
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.33 inch
Terminal pitch2.54 mm
Termination typeWIRE WRAP
Total number of contacts40
Base Number Matches1
PDM: Rev:C
STATUS:
Released
Printed: Jun 10, 2005
.
MP1540 boost circuit problem
What is the function of R5 and D1 in the figure? Is the function of R5 to ensure that EN is reliably grounded and the chip does not work when the EN terminal is in an unknown state? I'm not sure about...
zhangkai0215 Power technology
Weird problem with Altera PLL
I encountered a strange problem. The FPGA used in my design is Stratix II GX. My program has been running normally in this FPGA. Two days ago, I put it in a high and low temperature box for testing. I...
eeleader-mcu FPGA/CPLD
Simulation software for EDA technology
This is the software installation and usage method of MAX+PLUE. [[i] This post was last edited by tsf4 on 2008-10-20 07:31 [/i]]...
tsf4 Analog electronics
What topology inverter bridge is on the right side of this picture?
What topology is the inverter bridge on the right side of this picture? The left side is the rectifier, right?...
西里古1992 Power technology
【X-Nucleo experience】Run the routine with ST APP
[i=s] This post was last edited by ddllxxrr on 2014-12-14 11:23 [/i] In the past, I used the universal BLUE TOOLS instead of the ST APP for Bluetooth connection. Today I have time again, so I got up i...
ddllxxrr stm32/stm8
DDS synthesis problem
Hello, Mr. Xia, Mr. Fan, and everyone! I have been studying DDS these days, and there is a question that I can't figure out. I think the frequency of the DDS output signal is ultimately limited by the...
Flotant_wings FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 916  2921  2297  710  684  19  59  47  15  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号