EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5345A-D06761-GMR

Description
Processor Specific Clock Generator,
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size912KB,58 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

SI5345A-D06761-GMR Overview

Processor Specific Clock Generator,

SI5345A-D06761-GMR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionHVQCCN,
Reach Compliance Codeunknown
JESD-30 codeS-XQCC-N64
length9 mm
Humidity sensitivity level2
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency1028 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency750 MHz
Maximum seat height0.9 mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width9 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches1
Si5345/44/42 Rev D Data Sheet
10-Channel, Any-Frequency, Any-Output Jitter Attenuator/
Clock Multiplier
These jitter attenuating clock multipliers combine fourth-generation DSPLL
and
MultiSynth
technologies to enable any-frequency clock generation and jitter attenu-
ation for applications requiring the highest level of jitter performance. These devices
are programmable via a serial interface with in-circuit programmable non-volatile
memory (NVM) so they always power up with a known frequency configuration. They
support free-run, synchronous, and holdover modes of operation, and offer both au-
tomatic and manual input clock switching. The loop filter is fully integrated on-chip,
eliminating the risk of noise coupling associated with discrete solutions. Furthermore,
the jitter attenuation bandwidth is digitally programmable, providing jitter perform-
ance optimization at the application level. Programming the Si5345/44/42 is easy
with Silicon Labs’
ClockBuilder Pro
software. Factory preprogrammed devices are
also available.
Applications:
• OTN muxponders and transponders
• 10/40/100 G networking line cards
• GbE/10 GbE/100 GbE Synchronous Ethernet (ITU-T G.8262)
• Carrier Ethernet switches
• SONET/SDH line cards
• Broadcast video
• Test and measurement
• ITU-T G.8262 (SyncE) compliant
25-54 MHz XTAL
XA
OSC
IN0
4 Input
Clocks
IN1
IN2
÷FRAC
÷FRAC
÷FRAC
÷FRAC
DSPLL
XB
Si5342
MultiSynth
MultiSynth
MultiSynth
MultiSynth
MultiSynth
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
Status Flags
I2C / SPI
Status Monitor
Control
NVM
÷INT
÷INT
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
Si5345
OUT8
OUT9
KEY FEATURES
• Generates any combination of output
frequencies from any input frequency
• Ultra-low jitter of 90 fs rms
• External Crystal: 25 to 54 MHz
• Input frequency range
• Differential: 8 kHz to 750 MHz
• LVCMOS: 8 kHz to 250 MHz
• Output frequency range
• Differential: 100 Hz to 1028 MHz
• LVCMOS: 100 Hz to 250 MHz
• Meets G.8262 EEC Option 1, 2 (SyncE)
• Highly configurable outputs compatible with
LVDS, LVPECL, LVCMOS, CML, and HCSL
with programmable signal amplitude
• Si5345: 4 input, 10 output, 64-QFN 9×9 mm
• Si5344: 4 input, 4 output, 44-QFN 7×7 mm
• Si5342: 4 input, 2 output, 44-QFN 7×7 mm
Si5344
Up to 10
Output Clocks
IN3/FB_IN
silabs.com
| Building a more connected world.
Rev. 1.2
EVC tick count issue
Does the number of ticks in EVC have something to do with the hardware, and is it not like in Windows, where one tick represents 1 millisecond? ? I have the following requirement, how can I achieve it...
qqqyyy10000 Embedded System
Strange problem of remote deployment under vs2005
Help: When running a program ported from Mobile 6 in vs2005 and using remote deployment to the S3C2440 platform, I always get the prompt [color=#FF0000] "Unable to start program "%CSIDL_PROGRAM_FILES%...
精灵小妹 Embedded System
Enable innovative designs with a full range of 40-nm FPGAs and ASICs with transceivers
Increasing bandwidth requirements for broadband services are driving chip vendors to use more high-speed serial transceivers. As a result, next-generation applications use a variety of data rates, fro...
FPGA小牛 FPGA/CPLD
Looking for an idle msp430 launchpad
I missed the forum group purchase, and I'm in urgent need of some spare ones....
erlizn Microcontroller MCU
The soldering iron is broken, emergency measures!
The soldering iron is broken, emergency measures! Although 936B is good, it is a big deal if it breaks. I don't know where it is broken, and there are no components. As long as the soldering iron core...
蓝雨夜 DIY/Open Source Hardware
Why separate analog ground and digital ground?
...
qinkaiabc Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2502  1051  1514  1997  1538  51  22  31  41  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号