TSM-127-05-L-SV-P datasheet, PDF

TSM-127-05-L-SV-P: DescriptionBoard Connector, 27 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Black Insulator, Receptacle; CategoryThe connector The connector; File Size795KB，2 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

TSM-127-05-L-SV-P Overview

Board Connector, 27 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	PLASTIC PICK AND PLACE PAD
body length	2.7 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (10) OVER NICKEL (50)
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	LIQUID CRYSTAL POLYMER (LCP)
JESD-609 code	e3
Plug contact pitch	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	3.175 mm
Plating thickness	10u inch
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Total number of contacts	27
Base Number Matches	1

Win10 running bash: [i=s]This post was last edited by 574433742 on 2016-3-31 09:03[/i] [align=center][font=微软雅黑][size=4] [/size][/font][align=left][font=微软雅黑][size=4]Win 10 can run Bash, do you believe it? Tonight at 23:...; 574433742 Talking

How can I increase the FPGA sampling frequency? Can it run above 162M?: The FPGA used is EP1C6Q240C8, which samples the data of a decoding chip at the front end. Now the image quality is good when the pixel CLK output by the decoding chip (FPGA uses this CLK to sample the...; eeleader FPGA/CPLD

Can FPGA implement Schmitt trigger?: [b][size=24px]Can FPGA realize Schmitt trigger? Is there any ready-made gate circuit in the logic library? Please answer me, thank you! [/size][/b]...; 18772964987 FPGA/CPLD

How to remotely connect to AB PLC via Modem?: How to connect to AB PLC remotely via Modem? ======================================== For SLC 5/03 or MICRO1500 LRP Channel 0 configuration parameters: Communication mode = SYSTEM Communication protoc...; totopper Industrial Control Electronics

How to make UC3843 not work: Use UC3843 to design a DC-DC circuit with input voltages of 24 and 220V. The design idea is as follows: When the input is 24V, UC3843 works, but when the input voltage is 220V, UC3843 does not work. H...; hfutdsplab Analogue and Mixed Signal

[Theme Month] How to design a suitable anti-reverse polarity power supply circuit?: [i=s]This post was last edited by constant on 2018-5-14 10:16[/i] In order to prevent the circuit from being burned out due to reverse power connection, in addition to the method of implementing rever...; constant Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components