852536N14B19SNH018 datasheet, PDF

852536N14B19SNH018: DescriptionMIL Series Connector, 19 Contact(s), Aluminum Alloy, Female, Crimp Terminal, Plug,; CategoryThe connector The connector; File Size24MB，60 Pages; ManufacturerEsterline Technologies Corporation

Download Datasheet Parametric View All

852536N14B19SNH018 Overview

MIL Series Connector, 19 Contact(s), Aluminum Alloy, Female, Crimp Terminal, Plug,

Parameter Name	Attribute value
Reach Compliance Code	unknown
Other features	STANDARD: MIL-C 26482G, RFI SHIELDED
Back shell type	SOLID
Body/casing type	PLUG
Connector type	MIL SERIES CONNECTOR
Contact point gender	FEMALE
Coupling type	BAYONET
DIN compliance	NO
empty shell	NO
Environmental characteristics	CORROSION/ENVIRONMENT/FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	CABLE
Options	GENERAL PURPOSE
Shell surface	NICKEL
Shell material	ALUMINUM ALLOY
Housing size	14
Termination type	CRIMP
Total number of contacts	19
Base Number Matches	1

852 SERIES

Bayonet Coupling Lightweight Connectors

MIL-C 26482G Series 2 / EN3646 Qualified

LC Oscillator Circuit Analysis: [backcolor=rgb(239, 245, 249)][size=14px]The purpose of the circuit should be to generate a small sinusoidal current on the collector of Q2, and then output it to the next stage of transistor/op amp f...; jplzl10000 Analog electronics

Equivalent circuit diagram of analog filter: Can the analog filters we often talk about be equivalent to series or parallel circuits of capacitors and inductors?...; secondlife110 RF/Wirelessly

How to stop WINCE from booting?: I got a board from my friend. There is already a program on his board. The program runs automatically as soon as the computer is turned on, and runs in full screen. I can't exit the program no matter ...; 神童一休 Embedded System

About the update of Verilog state machine: I have just started to learn FPGA, and I would like to ask a question about state machine from Verilog master. A common way to write state machine in Verilog is always @(posedge clk, negedge reset) be...; liluchang1993 FPGA/CPLD

A fresh start: [i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] [i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] Come on!...; 琴箫雨霁 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components