PDM42205L20JI datasheet, PDF - EEWORLD Datasheet

PDM42205L20JI: DescriptionFIFO, 256X18, 11ns, Synchronous, CMOS, PQCC68,; Categorystorage storage; File Size988KB，15 Pages; ManufacturerParadigm Technology Inc

Download Datasheet Parametric View All

PDM42205L20JI Overview

FIFO, 256X18, 11ns, Synchronous, CMOS, PQCC68,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
package instruction	QCCJ, LDCC68,1.0SQ
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	11 ns
Other features	RETRANSMIT
Maximum clock frequency (fCLK)	50 MHz
period time	20 ns
JESD-30 code	S-PQCC-J68
JESD-609 code	e0
memory density	4608 bit
Memory IC Type	OTHER FIFO
memory width	18
Number of functions	1
Number of terminals	68
word count	256 words
character code	256
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256X18
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum standby current	0.075 A
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Calibration method: I bought a 6-axis inertial navigation module with high-precision gyro accelerometer mpu6050, but I don't know how to calibrate it. Does anyone know about this?...; 玻璃窗下的阳光 Sensor

Please help me explain this circuit schematic, how it works, and where each module is.: Please take a look...; 中科绿能 Circuit Observation Room

Read the clock signal in pcf8563: --File name: con_pcf8563.vhd --Function: Read the clock signal in pcf8563 --Description: PCF8563 chip is an industrial-grade multifunctional clock/calendar chip with extremely low power consumption an...; heningbo FPGA/CPLD

Looking for an operational amplifier!: I want to find the use of an operational amplifier: Pin 5 is grounded, Pins 1 and 7 are not used, Pins 4 and 8 are connected to the power supply, and Pin 6 is the output! I want to ask if anyone has s...; 305374869 Analog electronics

How to integrate *.cab package into code? ~~~: We are currently using the K3 platform and are working on a WQGA screen camera. The supplier only provides a cab package, which works after a try. My goal is: as long as the cab package works when the...; killer302vs Embedded System

High voltage inverter research and development: Use this chip to develop a high-voltage variable-frequency power unit control system...; traveller FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components