IDT72205LB25J8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT72205LB25J8

IDT72205LB25J8: DescriptionFIFO, 256X18, 15ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68; Categorystorage storage; File Size181KB，16 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT72205LB25J8 Overview

FIFO, 256X18, 15ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68

IDT72205LB25J8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	LCC
package instruction	PLASTIC, LCC-68
Contacts	68
Reach Compliance Code	not_compliant
ECCN code	EAR99
Maximum access time	15 ns
Maximum clock frequency (fCLK)	40 MHz
period time	25 ns
JESD-30 code	S-PQCC-J68
JESD-609 code	e0
length	24.2062 mm
memory density	4608 bit
Memory IC Type	OTHER FIFO
memory width	18
Humidity sensitivity level	1
Number of functions	1
Number of terminals	68
word count	256 words
character code	256
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256X18
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.572 mm
Maximum standby current	0.005 A
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	20
width	24.2062 mm
Base Number Matches	1

Preview

Download Datasheet

View All

IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO™

256 x 18-BIT, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18

Commercial And Industrial Temperature Ranges

CMOS SyncFIFO™

256 x 18, 512 x 18, 1,024 x 18,

2,048 x 18 and 4,096 x 18

Integrated Device Technology, Inc.

IDT72205LB

IDT72215LB

IDT72225LB

IDT72235LB

IDT72245LB

FEATURES:

•

256 x 18-bit organization array (IDT72205LB)

512 x 18-bit organization array (IDT72215LB)

1,024 x 18-bit organization array (IDT72225LB)

2,048 x 18-bit organization array (IDT72235LB)

4,096 x 18-bit organization array (IDT72245LB)

10 ns read/write cycle time

Empty and Full flags signal FIFO status

Easily expandable in depth and width

Asynchronous or coincident read and write clocks

Programmable Almost-Empty and Almost-Full flags with

default settings

Half-Full flag capability

Dual-Port zero fall-through time architecture

Output enable puts output data bus in high-impedance

state

High-performance submicron CMOS technology

Available in a 64-lead thin quad flatpack (TQFP/STQFP)

and plastic leaded chip carrier (PLCC)

Industrial temperature range (–40

C to +85

C) is available

DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB

are very high-speed, low-power First-In, First-Out (FIFO)

memories with clocked read and write controls. These FIFOs

are applicable for a wide variety of data buffering needs, such

as optical disk controllers, Local Area Networks (LANs), and

interprocessor communication.

These FIFOs have 18-bit input and output ports. The input

port is controlled by a free-running clock (WCLK), and an input

enable pin (

WEN

). Data is read into the synchronous FIFO on

every clock when

WEN

is asserted. The output port is controlled

by another clock pin (RCLK) and another enable pin (

REN

). The

read clock can be tied to the write clock for single clock

operation or the two clocks can run asynchronous of one

another for dual-clock operation. An Output Enable pin (

) is

provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty (

) and

Full (

), and two programmable flags, Almost-Empty (

PAE

)

and Almost-Full (

PAF

). The offset loading of the programmable

flags is controlled by a simple state machine, and is initiated by

asserting the Load pin (

). A Half-Full flag (

) is available

when the FIFO is used in a single device configuration.

These devices are depth expandable using a Daisy-Chain

technique. The XI and

pins are used to expand the FIFOs.

In depth expansion configuration,

is grounded on the first

device and set to HIGH for all other devices in the Daisy Chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is

fabricated using IDT’s high-speed submicron CMOS technol-

ogy.

FUNCTIONAL BLOCK DIAGRAM

WCLK

D0-D17

INPUT REGISTER

OFFSET REGISTER

WRITE CONTROL

LOGIC

WRITE POINTER

•

RAM ARRAY

256 x 18, 512 x 18

1,024 x 18, 2,048 x 18

4,096 x 18

•

FLAG

LOGIC

READ POINTER

READ CONTROL

LOGIC

)

(

EXPANSION LOGIC

OUTPUT REGISTER

RESET LOGIC

Q0-Q17

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc

RCLK

2766 drw 01

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

MAY 2000

DSC-2766/-

Recommended Resources

Fenghua BCD-220 refrigerator circuit

Voltage peak incremental automatic charging circuit

RTD temperature measurement circuit

High-precision sample and hold circuit diagram

815e motherboard

Quartz crystal oscillator infrared transmitting circuit

Electronic scale: [i=s]This post was last edited by paulhyde on 2014-9-15 09:27[/i] Do you have an electronic scale?...; guoguizhi123 Electronics Design Contest

[New Year's Festival Competition] + More than 200 girls walk: [i=s] This post was last edited by Fei Yang Zi Ji on 2019-2-15 22:10 [/i] [size=4] During the New Year, our village holds a ceremony where all married girls return home to worship their ancestors. [/s...; 飞扬自我 Talking

Problems when installing ia32-libs on ubuntu64: When sudo apt-get install ia32-libs, an error will appear as shown in the figure:Solution: Update the Ubuntu source: sudo vi /etc/apt/source.list...; erain_30 Linux and Android

Radio Frequency Resurfacing: This is neither laser nor IPL , but electromagnetic waves that are very similar to microwaves ( but not microwaves, and they do not belong to the microwave range in the electromagnetic wave spectrum )...; JasonYoo RF/Wirelessly

Introduction to PLC, excerpted from "Control Engineer": In production process automation devices, PLC and DCS are the two most widely used control systems. Before the 1980s, the I/O cards of these control systems were concentrated in control rooms far away...; 1234 Industrial Control Electronics

Recruiting PhD researchers in microwave/electromagnetic fields: Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences is a national scientific research institution jointly established by the Chinese Academy of Sciences, Shenzhen Municipal Governm...; zxshu Recruitment

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components