VE-LC6Z-IU datasheet, PDF - EEWORLD Datasheet

VE-LC6Z-IU: DescriptionDC-DC Regulated Power Supply Module, 1 Output, Hybrid, 8.600 X 2.500 INCH, 0.990 INCH HEIGHT, MODULE; CategoryPower/power management The power supply circuit; File Size368KB，4 Pages; ManufacturerVICOR; Websitehttp://www.vicorpower.com/; Environmental Compliance

Download Datasheet Parametric View All

VE-LC6Z-IU Overview

DC-DC Regulated Power Supply Module, 1 Output, Hybrid, 8.600 X 2.500 INCH, 0.990 INCH HEIGHT, MODULE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	MODULE
package instruction	MODULE
Reach Compliance Code	compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	400 V
Minimum input voltage	200 V
Nominal input voltage	300 V
JESD-30 code	R-XXMA-X
Maximum load regulation	0.2%
Number of functions	1
Output times	1
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output voltage	2.2 V
Minimum output voltage	1.8 V
Nominal output voltage	2 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal form	UNSPECIFIED
Terminal location	UNSPECIFIED
Maximum time at peak reflow temperature	NOT SPECIFIED
Fine-tuning/adjustable output	YES
Base Number Matches	1

How does MSP430 calculate the time difference between the rising edges of two square waves?: I am a novice, and I want to ask how to write a program to find the time difference between the first rising edges of two square waves when two square waves are input into a single-chip microcomputer?...; granet991 Microcontroller MCU

FPGA ADC Controller: [table=98%] [tr][td]These two wrote a controller program for AD1308 and found that the control signals were normal but there was no output signal in the lower 8 bits after AD conversion. The program i...; rookiefx FPGA/CPLD

Slib_ClearScr()--44b0/2440 clear display buffer function: Slib_ClearScr() { int i,j; for(j=0;j<240;j++) for(i=0;i<10;i++) { frameBuffer1[j][i]=0x00000000; } } ARM clears the display buffer function prototype. Why is for(i=0;i<10;i++) not executed 10 times wh...; jacyko Embedded System

NI Technical Information Super Complete: [i=s]This post was last edited by littleshrimp on 2014-9-27 08:26[/i] [size=5]Some netizens said that [url]http://instruments.testmart.cn/[/url] has a lot of good information[/size].[size=5]But it is ...; littleshrimp Robotics Development

C51 example program for 1-wire communication protocol: C51 example program for 1-wire communication protocol...; wangwei20060608 51mcu

PCB diagram of optical fiber Ethernet card for PCI bus: I drew a PCB diagram of a 100M fiber optic Ethernet card for PCI bus 2 years ago. Anyone interested? I will add the attachment in the evening. [[i] This post was last edited by Simon on 2009-5-12 20:0...; 西门 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components