EEWORLDEEWORLDEEWORLD

Part Number

Search

M38267M5AXXXFP

Description
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
File Size971KB,93 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet View All

M38267M5AXXXFP Overview

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

3826 Group (A version)
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
REJ03B0029-0200
Rev.2.00
2006.05.24
DESCRIPTION
The 3826 group (A version) is the 8-bit microcomputer based on
the 740 family core technology.
The 3826 group (A version) has the LCD drive control circuit, an 8-
channel A/D converter, D/A converter, serial interface and PWM as
additional functions.
The various microcomputers in the 3826 group (A version) include
variations of internal memory size and packaging. For details, re-
fer to the section on part numbering.
For details on availability of microcomputers in the 3826 group (A
version), refer the section on group expansion.
Timers ............................................................ 8-bit
3, 16-bit
2
Serial interface
Serial I/O1 ...................... 8-bit
1 (UART or Clock-synchronous)
Serial I/O2 .................................... 8-bit
1 (Clock-synchronous)
PWM output .................................................................... 8-bit
1
A/D converter ............. 10-bit
8 channels or 8-bit
8 channels
D/A converter .................................................. 8-bit
2 channels
(used as DTMF and CTCSS function)
LCD drive control circuit
Bias ......................................................................... 1/2, 1/3
Duty .................................................................. 1/2, 1/3, 1/4
Common output ................................................................ 4
Segment output .............................................................. 40
2 Clock generating circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
Watchdog timer ............................................................. 14-bit
1
Power source voltage
In high-speed mode (f(X
IN
) = 10 MHz) ................... 4.5 V to 5.5 V
In high-speed mode (f(X
IN
) = 8 MHz) ..................... 4.0 V to 5.5 V
In middle-speed mode (f(X
IN
) = 6 MHz) ................. 1.8 V to 5.5 V
In low-speed mode .................................................. 1.8 V to 5.5 V
Power dissipation
In high-speed mode ................................................... Typ. 28 mW
(f(X
IN
) = 10 MHz, V
CC
= 5 V, Ta = 25 °C)
In low-speed mode ...................................................... Typ. 27
µW
(f(X
IN
) = stop, f(X
CIN
) = 32 kHz, V
CC
= 3 V, Ta = 25 °C)
Operating temperature range ................................... – 20 to 85°C
FEATURES
Basic machine-language instructions ....................................... 71
The minimum instruction execution time ............................ 0.4
µs
(at 10 MHz oscillation frequency)
Memory size
ROM ................................................................ 48 K to 60 K bytes
RAM ............................................................... 1536 to 2560 bytes
Programmable input/output ports ............................................. 55
Software pull-up resistors .................................................... Built-in
Output ports ................................................................................. 8
Input ports .................................................................................... 1
Interrupts .................................................. 17 sources, 16 vectors
External ................ 7 sources (includes key input interrupt)
Internal ................................................................ 9 sources
Software ................................................................ 1 source
APPLICATIONS
Camera, household appliances, consumer electronics, etc.
Rev.2.00 May. 24, 2006
REJ03B0028-0200
page 1 of 90
Addition and Multiplication in FPGA Design
In FPGA design, addition, subtraction, and multiplication are described using Verilog HDL language. It is very simple, directly +, -, *, without any doubt, but the bit width of the signal in the calcu...
tx_xy FPGA/CPLD
The first article introduces Ansys software
[size=2]I have played with Ansys software for a few days and found it quite interesting and helpful. Judging from the online charges, it is also good for commercial use. In the following articles, I w...
wugx Industrial Control Electronics
Altera board JTAG cannot burn program
[i=s] This post was last edited by ligongxiaobie on 2014-10-31 10:35 [/i] [color=#ff0000] Now a new phenomenon has appeared. A board can be programmed using JTAG. CONF_DONE is also set high, and the n...
ligongxiaobie FPGA/CPLD
Route Binding
Hello everyone, when I modify the route binding program, it always shows "Match Desc Req", "Non Matched", and no match is found. Can you provide me with some advice?...
林晓松 RF/Wirelessly
Is there anyone here who likes Jane Zhang’s music?
Some of them are here! Go to the 50th floor to release a series of beautiful MVs of Jane Zhang~...
richiefang Talking
Electronic Professional Dictionary
This is useful for reading English data manuals....
leekuip TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2602  869  2645  1294  49  53  18  54  27  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号