8-151-W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> terminals> 8-151-W

8-151-W: DescriptionBarrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s); CategoryThe connector terminals; File Size50KB，1 Pages; ManufacturerCinch Connectivity Solutions

Download Datasheet Parametric Compare View All

8-151-W Overview

Barrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s)

8-151-W Parametric

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	PHENOLIC, 94V-1
Fastening method	SOLDER
Manufacturer's serial number	151
Number of layers	1
Rows	2
Number of channels	8
Rated current	50 A
Rated voltage	250 V
safety certificate	UL; CSA
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	8 AWG
Base Number Matches	1

Preview

Download Datasheet

View All

Barrier Blocks

Series 151

.875 Density, 12-32 x 3/8"

BH Screw, Open Bottom,

Double Row

Electrical Characteristics

Voltage Rating:

250 Volts maximum

Current Rating:

50 Amps maximum

Maximum Watts Per Terminal:

12,500

Mechanical Characteristics

Maximum Wire Size:

Recommended Tightening Torque:

40 lb.-in.

Dimensions

Ordering Information

No. of

Terminals

Catalog No.

1-151

2-151

3-151

4-151

5-151

6-151

7-151

8-151

“M”

Dim. (in)

1.750

2.625

3.500

4.375

5.250

6.125

7.000

7.875

“L”

Dim. (in)

2.282

3.157

4.032

4.907

5.782

6.657

7.532

8.407

Marker Strip

Catalog No.

N/A

MS-2-151

MS-3-151

MS-4-151

MS-5-151

MS-6-151

MS-7-151

MS-8-151

Solder Terminals can be ordered separately.

Terminal Type

“W”

Catalog No.

W-151

Marketed exclusively through distribution.

Call Toll Free: 1 (800) 323-9612

2-18

8-151-W Related Products

	8-151-W	3-151-W	6-151-W	5-151-W	7-151-W	1-151-W	2-151-W
Description	Barrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s)	Barrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s)	Barrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s)	Barrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s)	Barrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s)	Barrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s)	Barrier Strip Terminal Block, 50A, 2 Row(s), 1 Deck(s)
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknow	unknow
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Other features	PHENOLIC, 94V-1	PHENOLIC, 94V-1	PHENOLIC, 94V-1	PHENOLIC, 94V-1	PHENOLIC, 94V-1	PHENOLIC, 94V-1	PHENOLIC, 94V-1
Fastening method	SOLDER	SOLDER	SOLDER	SOLDER	SOLDER	SOLDER	SOLDER
Manufacturer's serial number	151	151	151	151	151	151	151
Number of layers	1	1	1	1	1	1	1
Rows	2	2	2	2	2	2	2
Number of channels	8	3	6	5	7	1	2
Rated current	50 A	50 A	50 A	50 A	50 A	50 A	50 A
Rated voltage	250 V	250 V	250 V	250 V	250 V	250 V	250 V
safety certificate	UL; CSA	UL; CSA	UL; CSA	UL; CSA	UL; CSA	UL; CSA	UL; CSA
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK	BARRIER STRIP TERMINAL BLOCK	BARRIER STRIP TERMINAL BLOCK	BARRIER STRIP TERMINAL BLOCK	BARRIER STRIP TERMINAL BLOCK	BARRIER STRIP TERMINAL BLOCK	BARRIER STRIP TERMINAL BLOCK
Wire gauge	8 AWG	8 AWG	8 AWG	8 AWG	8 AWG	8 AWG	8 AWG
Base Number Matches	1	1	1	1	-	-	-
Maker	-	Cinch Connectivity Solutions	Cinch Connectivity Solutions	Cinch Connectivity Solutions	Cinch Connectivity Solutions	Cinch Connectivity Solutions	Cinch Connectivity Solutions

Recommended Resources

Chennuxi brand BCD-180 refrigerator circuit

Ventilation fan automatic control circuit

AC solid state relay controlled motor forward and reverse control circuit

phase discriminator

Using silicon rectifier electroplating appliances

Piezoelectric high material level automatic control and alarm circuit

Should resistors be added when connecting the microcontroller to the FPGA using the I/O port?: I want to ask: I want to connect a Cypress CY7C68013A microcontroller to a Xilinx spartan 3E FPGA through an I/O port to complete the communication. When designing, do I need to connect a resistor to ...; bianji231 FPGA/CPLD

LPC54606: Is there any expert who has used 546xx series to control TFT_LCD? Please help me, thank you!!!...; 呢茶普 ARM Technology

With the new version of AD smart board frame rules, you no longer need to draw lines on the keep out layer.: In the past, when drawing boards, many people were used to drawing the board shape on the keep out layer to prevent the traces or copper from extending outside the board. Now, the board shape can be d...; linchichang PCB Design

How to reduce the cost of Bluetooth: When the word Bluetooth is mentioned, the first thing that comes to mind is Bluetooth headsets and Bluetooth modules. Bluetooth modules vary from chip solutions to Bluetooth protocols, communication d...; ohahaha RF/Wirelessly

Has anyone used Verilog language to convert the color space of a video image from RGB to YCbCr? Can you give me some reference?: Has anyone used Verilog language to convert the color space of a video image from RGB to YCbCr? Can you give me a reference? . . . It's urgent....; xingpoul FPGA/CPLD

When configuring FPGA in the laboratory, which model should be selected?: [i=s]This post was last edited by yzy0351 on 2017-6-17 01:09[/i] FPGA is colorful. Undergraduate colleges and universities plan to offer FPGA courses in the third year of their undergraduate program t...; yzy0351 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components