855011AGLF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 855011AGLF

855011AGLF: DescriptionLow Skew Clock Driver, 855011 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 3 MM X 3 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-187, TSSOP-8; Categorylogic logic; File Size201KB，10 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

855011AGLF Overview

Low Skew Clock Driver, 855011 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 3 MM X 3 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-187, TSSOP-8

855011AGLF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Parts packaging code	TSSOP
package instruction	3 MM X 3 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-187, TSSOP-8
Contacts	8
Reach Compliance Code	compliant
series	855011
Input adjustment	DIFFERENTIAL
JESD-30 code	S-PDSO-G8
JESD-609 code	e3
length	3 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	8
Actual output times	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	3.8 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	3 mm
Base Number Matches	1

Preview

Download Datasheet

View All

PRELIMINARY

ICS855011

KEW

, 1-

-2

IFFERENTIAL

-2.5V/3.3V CML F

ANOUT

UFFER

ENERAL

ESCRIPTION

The ICS855011 is a low skew, high perfor-

mance 1-to-2 Differential-to-2.5V/3.3V CML

HiPerClockS™

Fa n o u t B u f f e r a n d a m e m b e r o f t h e

HiPerClockS ™ family of High Perfor mance

Clock Solutions from IDT. The ICS855011

is characterized to operate from either a 2.5V or a

3.3V power supply. Guaranteed output and par t-to-

part skew characteristics make the ICS855011 ideal

for those clock distribution applications demanding

well defined perfor mance and repeatability.

EATURES

•

Two differential 2.5V/3.3V CML outputs

•

One differential PCLK, nPCLK input pair

•

PCLK, nPCLK pair can accept the following

differential input levels: LVPECL, LVDS, CML, SSTL

•

Output frequency: >3GHz

•

Translates any single ended input signal to 3.3V

LVPECL levels with resistor bias on nPCLK input

•

Output skew: 5ps (typical)

•

Part-to-part skew: TBD

•

Propagation delay: 242ps (typical)

•

Operating voltage supply range:

= 2.375V to 3.8V, V

= 0V

•

-40°C to 85°C ambient operating temperature

•

Available in both standard (RoHS5) and lead-free (RoHS 6)

packages

ICS

LOCK

IAGRAM

PCLK

nPCLK

nQ0

nQ1

SSIGNMENT

nQ0

nQ1

Vcc

PCLK

nPCLK

ICS855011

8-Lead TSSOP

3mm x 3mm x 0.95mm package body

G Package

Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product

characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifica-

tions without notice.

855011AG

REV. A JANUARY 16, 2008

855011AGLF Related Products

	855011AGLF	855011AGLFT
Description	Low Skew Clock Driver, 855011 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 3 MM X 3 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-187, TSSOP-8	Low Skew Clock Driver, 855011 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 3 MM X 3 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-187, TSSOP-8
Is it Rohs certified?	conform to	conform to
Parts packaging code	TSSOP	TSSOP
package instruction	3 MM X 3 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-187, TSSOP-8	3 MM X 3 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-187, TSSOP-8
Contacts	8	8
Reach Compliance Code	compliant	compliant
series	855011	855011
Input adjustment	DIFFERENTIAL	DIFFERENTIAL
JESD-30 code	S-PDSO-G8	S-PDSO-G8
JESD-609 code	e3	e3
length	3 mm	3 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER
Number of functions	1	1
Number of terminals	8	8
Actual output times	2	2
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP
Package shape	SQUARE	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260
Certification status	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	3.8 V	3.8 V
Minimum supply voltage (Vsup)	2.375 V	2.375 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal surface	MATTE TIN	MATTE TIN
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	30	30
width	3 mm	3 mm
Base Number Matches	1	1

Recommended Resources

Overview of Linear Optocoupler and Nonlinear Optocoupler Models

Bathroom wet hand drying remote control circuit

95V, 100mA regulated power supply circuit

Thermocouple conversion circuit

Three-level water level indication circuit

Bedside push-button pulse dialing telephone circuit diagram

How to use FPGA to collect 128KB, 16-bit data?: The input is an analog signal. I found that the built-in ADC of some FPGAs is 12bit, which does not meet the requirements. Can I only input it into the ADC first and then use the FPGA to collect it? W...; SsvepX FPGA/CPLD

TM4C129x development board about reading MX66L51235F EEPROM: During use, the official API (mx66l51235f.h) is called directly, but the configuration fails during the initialization of MX66L51235FInit(ui32SysClock); and it always stays in the Reset_handler sectio...; LLj Microcontroller MCU

Can both crystal radios and operational amplifiers detect RF signals?: Both crystal radios and op amps can detect RF signals? Is that correct?...; 雨中 ADI Reference Circuit

WeChat group voice Q&A at 2pm: Vicor power experts answer netizens' power design questions: [align=left][b]Origin of the event:[/b]This Q&A session is an Easter egg after the end of Vicor's theme event "[url=https://www.eeworld.com.cn/huodong/Vicor_PowerAverage_20190318/index.html]Power Supp...; EEWORLD社区 Power technology

What should I do with the unused I/O pins and clock input pins of the FPGA?: What should I do with the unused I/O pins and clock input pins of the FPGA?There are usually several solutions: 1. Leave it floating, but if it is CMOS level, the above processing method is not recomm...; eeleader FPGA/CPLD

Puzzled!: I am using the learning version of F449. I turned off the DC generator (SCG0=1) and FLL+ stopped working. I also turned off (XT2OFF=0), and MCLK did not select LFXT1CLK (i.e.: FLL_CTL1=0x54). Why can ...; tjhm Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components