EEWORLDEEWORLDEEWORLD

Part Number

Search

890-005-25GSA2-2A2-12JJ

Description
Interconnection Device
CategoryThe connector    The connector   
File Size195KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet Parametric View All

890-005-25GSA2-2A2-12JJ Overview

Interconnection Device

890-005-25GSA2-2A2-12JJ Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
Connector typeINTERCONNECTION DEVICE
Base Number Matches1
Series 89 Nanominiature Connectors
Single Row Back-To-Back Cables
890-005
Glenair’s Back-To-Back Nano Connectors
feature gold
alloy NanoPin contacts. Contacts are precision-crimped
to insulated, stranded wire. These nanomimiature
connectors offer premium preformance and reliability
for demanding applications. Contact spacing is .025
inches. 1 amp current rating, DWV rating 300 volts AC.
Wire gages #30 and #32 AWG.
NanoPin Contact System
assures premium performance in
demanding environments. The gold/platinum alloy contacts
will stand up to years of exposure without corrosion.
Typical Applications
include UAV's, satellites, missile
systems and geophysical instruments.
HOW TO ORDER SINGLE ROW BACK-TO-BACK JUMPERS
Number
of
Connector Shell Material
Contacts
Type
and Finish
9
15
21
25
31
37
51
GP
A1
Wire
Gage
0
#30
AWG
Series
890-005
Back-To-
Back Cables,
Single Row,
Nanominiature
Wire Type
A
Ultralightweight XLETFE
Insulation, Silver-Coated
Ultrahigh-Strength Copper
(Not available for #32 gage)
Wire
Color
Code
1
White
2
Yellow
7
Ten
Color
Repeat
Length
Inches
Overall
Length
In Inches
Hardware
JJ
= Jackscrews on
both ends (GP, GS, CS)
Plug (Pin)
Aluminum Shell,
Connector on Cadmium Plating
Both Ends
JT
= Jackscrews on
A2
GS
Receptacle
(Socket)
Connector on
Both Ends
Aluminum Shell,
Electroless
Nickel Plating
2
#32
AWG
Including
plug, threaded holes on
Connectors
receptacle (CS)
Example:
“12”
specifies
12 inches
OAL
B
Extruded PTFE Insulation,
NEMA HP3-ETX
(MIL-W-16878/6)
JP
= Jackscrews on
plug, threaded holes on
plug (GP)
TJ
= Jackscrews on
receptacle, threaded
holes on plug (CS)
T
CS
Plug (Pin)
On One End,
Receptacle On
The Other End
Titanium Shell,
Unplated
C
Cross-Linked Modified
ETFE Insulation,
MIL-W-22759/33
(Not available for #32 AWG)
S
Stainless Steel
Shell, Passivated
JR
= Jackscrews on
receptacle, threaded
holes on receptacle
(GS)
TT
= Threaded holes
both ends (GP, GS, CS)
Sample Part Number
890-005
– 9
GP
A1
– 0
A
1
– 12
JP
PLUG (PIN) CONNECTOR
RECEPTACLE (SOCKET) CONNECTOR
“J” Jackscrew Option
“T” Threaded Insert Option
“T” Threaded Insert Option
“J” Jackscrew Option
© 2006 Glenair, Inc.
CAGE Code 06324/0CA77
Printed in U.S.A.
GLENAIR, INC. • 1211 AIR WAY • GLENDALE, CA 91201-2497 • 818-247-6000 • FAX 818-500-9912
www.glenair.com
P-10
E-Mail: sales@glenair.com
How can I solve this problem? Can any expert teach me? Thank you!
I installed two 2GB memory sticks a few days ago. The BIOS and Vista show that my computer has 4GB. But the task manager shows that the physical memory is only 2GB. I don't know where the other 2GB we...
卖蛋筒 Embedded System
Question + How to determine whether the external crystal oscillator of MSP430g2553 is working properly?
After soldering the built-in one, how do you tell if it's working properly?...
数码小叶 Microcontroller MCU
CCS+C6678LE Development Record 11: Introduction to Multi-core Collaboration (IPC)
[p=26, null, left][color=#000][font=Arial]To better utilize the multi-core performance of C6678, multi-core collaboration is required. Fortunately, we can use the IPC module provided by the official. ...
fengyh DSP and ARM Processors
Problems with IRP processing
Is the sending of IRP just like the application layer reading and writing, which first requires CreateFile() and then read and write operations? IRP must first IRP_MJ_CREATE before executing other fun...
洗了八吨水 Embedded System
Third-party analysis of the design process of Altera floating-point DSP
This report is an independent analysis of Altera's floating-point DSP design flow by a third-party company.Friends who do digital signal processing can take a look....
wstt FPGA/CPLD
ADSP-2111 Signal Processor Features
(1) The ADSP-2111 chip uses the Harvard architecture, with 6 buses (1 program bus, 2 data buses, 2 address buses and 1 DMA bus) on the chip. This separation of the program bus and data bus allows the ...
dianzijie5 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 362  1005  1513  2465  1994  8  21  31  50  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号