EEWORLDEEWORLDEEWORLD

Part Number

Search

86130102414358000E1

Description
Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, Solder Terminal,
CategoryThe connector    The connector   
File Size146KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

86130102414358000E1 Overview

Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, Solder Terminal,

86130102414358000E1 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD OVER NICKEL
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialCOPPER ALLOY
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch5.08 mm
Termination typeSOLDER
Total number of contacts10
UL Flammability Code94V-0
Base Number Matches1
Ø
Ø
Ø
Ø
Ø
Ø
Ø
PDM: Rev:C
STATUS:
Released
Printed: Oct 30, 2007
.
Using PADS logic to draw schematics
[color=#000000] It has been five years since I registered eeworld in 2008. During this time, I downloaded a lot of things from the forum. However, due to personal reasons, I learned very little knowle...
heningbo PCB Design
How does an application obtain the path of an associated file? ? (Urgent!)
I can associate file types with applications by modifying the registry. That is, when I double-click a video file, I can start my own playback application. But it won't start playing directly. How can...
wangtengfei Embedded System
Can't jump out of while loop
[i] [color=rgb(68, 68, 68)][font=Tahoma,]I use STM8S207C8T6 to write a program, and the development environment is IAR.[/font][/color] [color=rgb(68, 68, 68)][font=Tahoma,]Simulation, flag=0x02, runni...
chenbingjy stm32/stm8
How to generate such waveform using Verilog?
Where input clk output gclk,clk_div output IP0,IP1,IP2,IP3gclk,clk_div is the frequency division output of the reference frequency It is required that on the rising edge of clk_div, IP0, IP1, IP2, and...
eeleader FPGA/CPLD
Various software filters collected and implemented by individuals (such as AD, frequency measurement)
[i=s]This post was last edited by paulhyde on 2014-9-15 09:00[/i]...
Itachi80 Electronics Design Contest
Looking to buy an unused TI DSP C2000 board! (Already purchased!!)
[i=s]This post was last edited by hwc5201314 on 2015-7-12 22:16[/i] [size=6]Has been purchased!! [/size]...
hwc5201314 Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 450  2498  1347  2794  1581  10  51  28  57  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号