EEWORLDEEWORLDEEWORLD

Part Number

Search

8614-00-54-2-YO-1-708-LF

Description
Board Connector, 54 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size76KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

8614-00-54-2-YO-1-708-LF Overview

Board Connector, 54 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

8614-00-54-2-YO-1-708-LF Parametric

Parameter NameAttribute value
package instructionLEAD FREE
Reach Compliance Codecompliant
ECCN codeEAR99
Connector typeBOARD CONNECTOR
Contact to complete cooperationTIN LEAD
Contact completed and terminatedTIN LEAD
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number8614
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts54
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:D
STATUS:
Released
Printed: Aug 03, 2010
.
ch340g package
How to draw s0p16...
在路上的象 PCB Design
DSP emulator differences
1. What is the difference between real-time debugging tools and traditional emulators? DSP focuses on data stream processing, while MCU (such as X86, ARM) focuses on event processing. Data streams nee...
Jacktang DSP and ARM Processors
1kHz, 0dB test signal
I saw a question like this online, let's see what everyone thinks: Q: When testing DVD and audio equipment, a test signal is usually used, a 1kHz, 0dB signal. What is the specific definition of this s...
topwon Analog electronics
485 wireless transmission communication module
485 wireless transmission communication module ZLAN9700/ZLAN9743 LoRa is a cost-effective long-distance wireless communication solution. Compared with GPRS and 4G solutions, LoRa does not require mont...
wzzlin123 51mcu
A personal summary of Verilog grammar rules
Verilog Syntax Rules 1. Verilog is divided into the following four levels:l Low-order switching model: the circuit consists of switches and storage pointsl Logical level description: use and, or, buf,...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1398  1180  1787  2624  1149  29  24  36  53  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号