89J-6236-4SY18(105) datasheet, PDF

89J-6236-4SY18(105): DescriptionMIL Series Connector, Receptacle; CategoryThe connector The connector; File Size140KB，3 Pages; ManufacturerDDK; Websitehttp://www.ddknet.co.jp/English/index.html

Download Datasheet Parametric View All

89J-6236-4SY18(105) Overview

MIL Series Connector, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Manufacturer's serial number	89J
Plug information	4; 20; 24
Options	WATERPROOF
Base Number Matches	1

Is there any abnormal interference signal output from the GD32F350 pin?: GD32F350 uses Timer1. According to the routine, channels 1, 2, and 3 generate PWM signals normally. When channels 2 and 3 are not used, the PB10 pin has an irregular waveform output, which is suspecte...; tianjiu GD32 MCU

LCD Monitor FAQ: 1. The whole monitor has no power. This is a very simple fault. Generally, LCD monitors are divided into two types: internal power supply and external power supply. The external power supply is more c...; liumnqti Test/Measurement

Problems with USB camera driver under CE: Question: 1. Taking USB cameras as an example, when developing and writing USB cameras of different brands and models under CE, what are the differences in the programs except for the different vid an...; snailsun Embedded System

[RVB2601 Creative Application Development] 3. Continuously expand the routine sound and adjust the volume: I downloaded the routine for playing sound, and listened to it, but it was just one sound and then it was over. So I modified it and added a loop in the main function: #include app_config.h #include a...; ddllxxrr XuanTie RISC-V Activity Zone

Show me the LCD cape I made (start pre-order): [i=s]This post was last edited by wytalfred on 2014-3-21 13:28[/i] [p=26, null, left][color=#362e2b][font=Arial]This is one of the modules of my Beaglebone Black Development Kit. In the future, I will...; wytalfred DSP and ARM Processors

Digital backend processes: 1. Data preparation. For CDN's Silicon Ensemble, the data required for back-end design mainly include the library files of standard cells, macro cells and I/O Pads provided by the foundry, which inclu...; ys3663391 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components