EEWORLDEEWORLDEEWORLD

Part Number

Search

86010S-D-19PD

Description
MIL Series Connector, 19 Contact(s), Steel, Male, Crimp Terminal, Receptacle
CategoryThe connector    The connector   
File Size65KB,1 Pages
ManufacturerHiRel Connectors Inc
Websitehttps://hirelco.net
Download Datasheet Parametric View All

86010S-D-19PD Overview

MIL Series Connector, 19 Contact(s), Steel, Male, Crimp Terminal, Receptacle

86010S-D-19PD Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
Other featuresSTANDARD: MIL-DTL-38999
Back shell typeSOLID
Body/casing typeRECEPTACLE
Connector typeMIL SERIES CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Coupling typeTHREADED
DIN complianceNO
empty shellNO
Environmental characteristicsCORROSION RESISTANT; ENVIRONMENT RESISTANT; FLUID RESISTANT
Filter functionNO
IEC complianceNO
MIL complianceYES
Manufacturer's serial number86010
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE AND PANEL
OptionsGENERAL PURPOSE
Shell surfaceNICKEL PLATED
Shell materialSTEEL
Housing sizeD
Termination typeCRIMP
Total number of contacts19
Base Number Matches1
D38999/24
Jam Nut Mount Environment Resistant Receptacle
MIL-DTL-38999
Series III – Threaded Coupling
NOTES:
1. PANEL THICKNESS .126/.050 [3.20/1.58]
2. CONNECTOR CONTAINS REQUIRED FEATURES FOR
PROPER FIT IN A TYPE "E" PANEL
3. FOR CONNECTOR COMPONENTS AND ACCESSOROES,
SEE PAGE C-5
ØA
2 PLCS
1.279 [32.5]
MAX
.889 [22.6] MAX.
.519/.500 [13.2/12.7]
(FULLY MATED INDICATOR
BAND - RED)
S
P
SEE CONTACT
STYLE
DESIGNATOR
ON ORDERING
INFORMATION
PAGE
B Flat
BB Thd
G Thd
O-Ring
W
VV Thd
SHELL SHELL
SIZE
SIZE CODE
9
11
13
15
17
19
21
23
25
A
B
C
D
E
F
G
H
J
ØA
±.011
[±0.3]
1.189 [30.2]
1.374 [34.9]
1.500 [38.1]
B Flat BB Thd G Thd
CLASS 2A
+.004/-.006
[+0.10/-0.15] 0.1P-0.3L-TS
.651 [16.53]
.751 [19.07]
.938 [23.82]
.6250
.7500
.8750
1.0000
1.1875
1.2500
1.3750
1.5000
1.6250
M17 x 1.0
M20 x 1.0
M25 x 1.0
M28 x 1.0
*M32 x 1.0
M35 x 1.0
M38 x 1.0
M41 x 1.0
M44 x 1.0
P
S
±.016
[±0.4]
VV Thd
-6g 0.100R
M12 x 1.0
M15 x 1.0
M18 x 1.0
M22 x 1.0
M25 x 1.0
M28 x 1.0
M31 x 1.0
M34 x 1.0
M37 x 1.0
W
+.035/-.004
[+0.9/-0.1]
.087 [2.2]
.087 [2.2]
.087 [2.2]
.087 [2.2]
.087 [2.2]
.118 [3.0]
.118 [3.0]
.118 [3.0]
.118 [3.0]
-6g 0.100R +.024/-.000
[+0.6/-0.0]
.555 [14.1] 1.063 [27.0]
.555 [14.1] 1.252 [31.8]
.555 [14.1] 1.374 [34.9]
.555 [14.1] 1.500 [38.1]
.555 [14.1] 1.626 [41.3]
.555 [14.1] 1.811 [46.0]
.555 [14.1] 1.937 [49.2]
.555 [14.1] 2.063 [52.4]
.555 [14.1] 2.189 [55.6]
1.626 [41.3] 1.062 [26.97]
1.752 [44.5] 1.187 [30.15]
1.937 [49.2] 1.312 [33.32]
2.063 [52.4] 1.437 [36.50]
2.189 [55.6] 1.562 [39.67]
2.311 [58.7] 1.687 [42.85]
* = MODIFIED MAJOR DIA. 1.258/1.252 [31.95/31.80]
DIMENSIONS ARE IN INCHES [MILLIMETERS]
United States
– 760 W. Wharton Drive, Claremont CA. 91711
Ph: 909-626-1820
FAX: 909-399-0626
Web:
www.HIRELCO.com
Europe
– 5 Rue Des Longues Raies, Z.I. Des Garennes, 78440; Gargenville, France
Ph: 33(0) 1-309-38999 or U.K. 44(0)1-980-843887
FAX 33(0) 1-309-38913
Web:
www.HIRELCO.com
C-16
Privileged Classmate 2020 Video Tutorial "Learning Verilog by Coding (FPGA Tools and Syntax)"
B station video collection: https://www.bilibili.com/video/BV1Ve411x75W?from=searchseid=71364886936769315Whether it is digital IC design or FPGA development, Verilog is the most basic and important ne...
ove学习使我快乐 FPGA/CPLD
Who has the inverter design related information and schematics, thank you
[email]zjjone1023@163.com[/email]...
zjjone1023 Industrial Control Electronics
Analog Circuit Troubleshooting
[i=s]This post was last edited by qwqwqw2088 on 2021-11-1 08:18[/i]Analog circuit fault diagnosis is a very complex task. This book explains the common methods of analog circuit fault diagnosis, which...
qwqwqw2088 Power technology
Can you guys help me see if this thing can be done with CPLD?
B in the figure is the ADC sampling chip, the sampling rate is 500K, each sampling value is 16 bits, and the ADC interface is a three-wire SPI interface.There are 10 ADCs in total. To combine the samp...
dsp_comm FPGA/CPLD
Motor current sampling
[Ask if you don't understand] This is a partial circuit diagram of a motor driver that I recently came across. What I don't understand is [1] The output in the diagram is the current of one phase from...
shaorc Integrated technical exchanges
Is it better to use the EMIF port or the HPI port of the DSP to transmit data from FPGA to DSP?
The data collected by AD is transmitted to FPGA, and then FPGA transmits it to DSP (TMS320C6416T). The data rate required for transmission is 12MByte/s.The DSP board is a development board from Hezhon...
dsp_comm FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2035  2495  1599  811  1531  41  51  33  17  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号