38K0 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
REJ03B0192-0300
Rev.3.00
Oct 05, 2006
DESCRIPTION
The 38K0 group is the 8-bit microcomputer based on the 740 fam-
ily core technology.
The 38K0 group has the USB function, an 8-bit bus interface, a
Serial Interface, three 8-bit timers, and an 8-channel 10-bit A/D
converter, which are available for the PC peripheral I/O device.
The various microcomputers in the 38K0 group include variations
of internal memory size and packaging. For details, refer to the
section on part numbering.
•
Timers ............................................................................. 8-bit
✕
3
•
Watchdog timer ............................................................. 16-bit
✕
1
•
Serial Interface
•
•
•
•
Serial I/O (UART or Clock-synchronized) ...................... 8-bit
✕
1
A/D converter ................................................ 10-bit
✕
8 channels
(8-bit reading available)
LED direct drive port ................................................................... 4
Clock generating circuit
(connect to external ceramic resonator or quartz-crystal oscillator)
Power source voltage (L version)
System clock/Internal clock division mode
At 12 MHz/2-divide mode(φ = 6 MHz) ................... 4.00 to 5.25 V
At 8 MHz/Through mode (φ = 8 MHz) ................... 4.00 to 5.25 V
At 6 MHz/Through mode (φ = 6 MHz) ................... 3.00 to 5.25 V
Power dissipation
At 5 V power source voltage .................................. 125 mW (typ.)
(at 8 MHz system clock, in through mode)
At 3.3 V power source voltage ................................ 30 mW (typ.)
(at 6 MHz system clock, in through mode)
Operating temperature range .................................... –20 to 85°C
Packages
FP ............................ PLQP0064GA-A (64-pin 14
✕
14 mm LQFP)
HP ............................ PLQP0064KB-A (64-pin 10
✕
10 mm LQFP)
FEATURES
•
Basic machine-language instructions ....................................... 71
•
The minimum instruction execution time .......................... 0.25 µs
•
•
•
•
•
•
(at 8 MHz system clock
✻
)
System clock
✻
: Reference frequency to internal circuit except
USB function
Memory size
ROM ................................................................ 16 K to 32 K bytes
RAM ............................................................... 1024 to 2048 bytes
Programmable input/output ports ............................................. 48
Software pull-up resistors
Interrupts .................................................. 15 sources, 15 vectors
USB function (Full-Speed USB2.0 specification) ...... 4 endpoints
External bus interface ....................................... 8-bit
✕
1 channel
•
•
•
PIN CONFIGURATION (TOP VIEW)
P0
5
P0
4
P0
3
P0
2
P0
1
P0
0
P5
7
P5
6
P5
5
P5
4
P5
3
P5
2
/INT
1
P5
1
/CNTR
0
P5
0
/INT
0
P2
7
P2
6
47
46
45
44
43
42
41
48
P0
6
P0
7
P4
0
/E
X
DREQ/R
X
D
P4
1
/E
X
DACK/T
X
D
P4
2
/E
X
TC/S
CLK
P4
3
/E
X
A1/S
RDY
P3
0
P3
1
P3
2
P3
3
/E
X
INT
P3
4
/E
X
CS
P3
5
/E
X
WR
P3
6
/E
X
RD
P3
7
/E
X
A0
P1
0
/DQ
0
/AN
0
P1
1
/DQ
1
/AN
1
40
39
38
37
36
35
34
33
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
10
11
12
13
14
15
16
2
3
4
5
6
7
8
1
9
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
M38K07M4L-XXXFP/HP
M38K09F8LFP/HP
P2
5
P2
4
P2
3
P2
2
P2
1
P2
0
D0-
D0+
TrON
USBV
REF
DV
CC
PV
CC
PV
SS
P6
3
(LED
3
)
P6
2
(LED
2
)
P6
1
(LED
1
)
P1
2
/DQ
2
/AN
2
P1
3
/DQ
3
/AN
3
P1
4
/DQ
4
/AN
4
P1
5
/DQ
5
/AN
5
P1
6
/DQ
6
/AN
6
P1
7
/DQ
7
/AN
7
CNV
SS
RESET
V
CC
E
V
REF
V
SS
X
IN
Package type : PLQP0064GA-A (64P6U-A)/PLQP0064KB-A (64P6Q-A)
Fig. 1 Pin configuration of 38K0 group
Rev.3.00 Oct 05, 2006
REJ03B0192-0300
page 1 of 129
P6
0
(LED
0
)
V
CC
CNV
SS
2
X
OUT
38K0 Group
FUNCTIONAL BLOCK DIAGRAM (Package : PLQP0064GA-A/PLQP0064KB-A)
PV
SS
PV
CC
X
IN
X
OUT
V
CC
E
V
SS
V
CC
RESET
CNV
SS
CNV
SS
2
15
7
8
14
11
9
Rev.3.00 Oct 05, 2006
REJ03B0192-0300
20
21
12
13
Fig. 2 Functional block diagram
Data bus
page 2 of 129
Clock
generating
circuit
RAM
ROM
CPU
Timer 1 (8)
Timer 2 (8)
Timer X (8)
RAM
I/F
Watchdog timer
CNTR
0
INT
1
INT
0
SI/O
EXTBUS (8)
USB
10-bit A/D
converter (8)
P6 (4)
P3 (8)
P5 (8)
P4 (4)
P2 (8)
P1 (8)
P0(8)
16 17 18 19
51 52 53 54
35 36 37 38 39 40 41 42
55 56 57 58 59 60 61 62
22
23
24
25
26
27 28 29 30 31 32 33 34
10
63 64 1 2 3 4 5 6
43 44 45 46 47 48 49 50
DV
CC
TrON
D0-
USBV
REF
D0+
V
REF
38K0 Group
PIN DESCRIPTION
Table 1. Pin description
Pin
V
CC
, V
SS
V
CC
E
CNV
SS
CNV
SS
2
V
REF
DV
CC
PV
CC
, PV
SS
RESET
X
IN
X
OUT
USBV
REF
Name
Power source
Analog power
source
CNV
SS
CNV
SS
2
Analog reference
voltage input
Analog power
source
Reset input
Clock input
Clock output
USB reference
power source
Function
Function except a port function
• Apply voltage of 3.0 V – 5.25 V (L version) to V
CC
, and 0 V to V
SS
.
• Power source pin for ports P1, P3, P4 and analog circuit. Connect this pin to V
CC
.
• This pin controls the operation mode of the chip. Connect this pin to V
SS
. In the flash memory
mode, this pin becoems V
PP
power source input pin.
• This pin controls the operation mode of the chip. Connect this pin to V
SS
.
• Reference voltage input pin for A/D converter.
• Power source pin for analog circuit.
• Connect the DV
CC
and PV
CC
pins to V
CC
, and the PV
SS
pin to V
SS
.
• Reset input pin for active “L”
• Input and output pins for the main clock generating circuit.
• Connect a ceramic resonator or a quartz-crystal oscillator between the X
IN
and X
OUT
pins to set
the oscillation frequency.
•If an external clock is used, connect the clock source to the X
IN
pin and leave the X
OUT
pin open.
• Power source pin for USB port circuit.
In Vcc = 4.00 to 5.25 V use the built-in USB reference voltage circuit. In Vcc = 3.60 to 4.00 V apply
3.3 V power supply from the external because use of the built-in USB reference voltage circuit is
prohibited in this voltage range. In Vcc = 3.00 to 3.60 V connect this pin to V
CC
because use of the
built-in USB reference voltage circuit is prohibited in this voltage range.
• Output pin to pull-up D0+ by 1.5 kΩ external resistor.
• USB upstream I/O port
• USB input level
• USB output level output structure
• 8-bit I/O port
• Key input pins (key-on wake up interrupt)
• I/O direction register allows each pin to be individually
programmed as either input or output.
• CMOS compatible input level
• CMOS 3-state output structure
• Pull-up control is enabled.
• 8-bit I/O port
• A/D converter input pins
• I/O direction register allows each pin to be individually
• External bus interface function pins
programmed as either input or output.
• CMOS compatible input level
• CMOS 3-state output structure
• 8-bit I/O port
• I/O direction register allows each pin to be individually programmed as either input or output.
• CMOS compatible input level
• CMOS 3-state output structure
• 8-bit I/O port
• I/O direction register allows each pin to be individually
programmed as either input or output.
• CMOS compatible input level
• CMOS 3-state output structure
• 4-bit I/O port
• I/O direction register allows each pin to be individually
programmed as either input or output.
• CMOS compatible input level
• CMOS 3-state output structure
• External bus interface function pins
TrON
D0+, D0-
USB reference
voltage output
USB upstream
I/O
I/O port P0
P0
0
–P0
7
P1
0
/DQ
0
/AN
0
– I/O port P1
P1
7
/DQ
7
/AN
7
P2
0
–P2
7
I/O port P2
P3
0
–P3
2
I/O port P3
P3
3
/ExINT
P3
4
/ExCS
P3
5
/ExWR
P3
6
/ExRD
P3
7
/ExA0
P4
0
/ExDREQ/RxD I/O port P4
P4
1
/ExDACK/TxD
P4
2
/ExTC/S
CLK
P4
3
/ExA1/S
RDY
P5
0
/INT
0
P5
1
/CNTR
0
P5
2
/INT
1
P5
3
–P5
7
P6
0
–P6
3
I/O port P5
• Serial I/O function pins
• External bus interface function pins
I/O port P6
• 8-bit I/O port
• Interrupt input pin
• I/O direction register allows each pin to be individually
• Timer X funciton pin
programmed as either input or output.
• Interrupt input pin
• CMOS compatible input level
• CMOS 3-state output structure
• 4-bit I/O port
• I/O direction register allows each pin to be individually programmed as either input or output.
• CMOS compatible input level
• CMOS 3-state output structure
• Output large current for LED drive is enabled.
Rev.3.00 Oct 05, 2006
REJ03B0192-0300
page 3 of 129
38K0 Group
PART NUMBERING
Product
M38K0
7 M 4 - XXX FP
Package type
FP : PLQP0064GA-A package
HP : PLQP0064KB-A package
ROM number
Omitted in the flash memory version.
– : Standard
Omitted in the flash memory version.
ROM/PROM size
1 : 4096 bytes
2 : 8192 bytes
3 : 12288 bytes
4 : 16384 bytes
5 : 20480 bytes
6 : 24576 bytes
7 : 28672 bytes
8 : 32768 bytes
9 : 36864 bytes
A : 40960 bytes
B : 45056 bytes
C : 49152 bytes
D : 53248 bytes
E : 57344 bytes
F : 61440 bytes
The first 128 bytes and the last 2 bytes of ROM
are reserved areas ; they cannot be used as a
user’s ROM area.
However, they can be programmed or erased in
the flash memory version, so that users can
use them.
Memory type
M : Mask ROM version
F : Flash memory version
RAM size
0 : 192 bytes
1 : 256 bytes
2 : 384 bytes
3 : 512 bytes
4 : 640 bytes
5 : 768 bytes
6 : 896 bytes
7 : 1024 bytes
8 : 1536 bytes
9 : 2048 bytes
Fig. 3 Part numbering
Rev.3.00 Oct 05, 2006
REJ03B0192-0300
page 4 of 129
38K0 Group
GROUP EXPANSION
Mitsubishi plans to expand the 38K0 group as follows.
Packages
PLQP0064GA-A ...................... 0.8 mm-pitch plastic molded LQFP
PLQP0064KB-A ....................... 0.5 mm-pitch plastic molded LQFP
100D0M ........................... 0.65 mm-pitch metal seal PIGGY BACK
Memory Type
Support for mask ROM and flash memory versions.
Memory Size
Flash memory size .......................................................... 32 Kbytes
Mask ROM size ............................................................... 16 Kbytes
RAM size .......................................................... 1024 to 2048 bytes
Memory Expansion Plan
ROM size
(bytes)
: Mass Production
60K
32K
M38K09F8L
16K
M38K07M4L
8K
256
512
1,024
RAM size (bytes)
2,048
Fig. 4 Memory expansion plan
Currently products are listed below.
Table 2. List of 38K0 group products (L version)
Product
M38K07M4L-XXXFP
M38K07M4L-XXXHP
M38K09F8LFP
M38K09F8LHP
M38K09RFS
ROM size (bytes)
ROM size for User in ( )
16384
(16254)
32768
(32638)
—
RAM size (bytes)
1024
2048
2048
Package
PLQP0064GA-A
PLQP0064KB-A
PLQP0064GA-A
PLQP0064KB-A
100D0M
As of October 2006
Remarks
Mask ROM version
Flash memory version
Rev.3.00 Oct 05, 2006
REJ03B0192-0300
page 5 of 129
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
