APW7066
Dual Synchronous Buck PWM Controllers and One Linear Controller
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Two Synchronous Buck Converters and
a Linear Regulator
VIN range up to 12V
Input Power Supplies Require 12V and 5V or
use 12V to generate a Shunt Regulator 5.8V
0.6V Reference for VOUT1 and VOUT3
with 0.8% accurate
3.3V Reference for VOUT2 with 0.8% accurate
Buffered VTT Reference Output
Three Outputs have Independent Soft-Start
and Enable
Internal 300kHz Oscillator and Programmable
Frequency range from 70 kHz to 800kHz
Synchronous Switching Frequency
DDR mode or Independent Mode Selection
Phase Shift Selection
Power Good Function
Short-Circuit Protection for VOUT1 and VOUT2
Thermally Enhanced TSSOP-24 and QFN-32
Package
Lead Free Available (RoHS Compliant)
General Description
The APW7066 has two synchronous buck PWM
controllers and one linear controller with high
precision internal references voltage to offer accurate
outputs. The PWM controllers are designed to drive
two N-channel MOSFETs in synchronous buck
topology, and the linear controller drives an external
N-channel MOSFET. The device requires 12V and 5V
power supplies, if the 5V supply is not available,
VCC12 can offer an optional shunt regulator 5.8V for
5V supply.
All outputs have independent soft-start and enable
functions by SS/EN pins to control. Connect a capacitor
from each SS/EN pin to the ground for setting the
soft-start time, and pulling the SS/EN pin below 1V to
disable regulator. Pull the SS2/EN2 to VCC, enter the
DDR mode, the SS1/EN1 controls both VOUT1 and
VOUT2, and allows VOUT2 to track VOUT1. It also
offers the phase shift function by REFOUT pin to
select the phase shift between VOUT1 and VOUT2 in
DDR mode or Independent mode. When all SS/EN
pins exceed 3.3V and no faults are detected, the
PGOOD pin goes high to indicate the regulators are
ready. If any of the SS/EN pins goes below 3.2V or
any of the outputs has a fault condition, the PGOOD
pin will be pulled low.
Applications
•
•
•
Graphic Cards
DDR memory Power Supplies
Low-Voltage Distributed Power Supplies
The internal oscillator is nominally 300kHz (keep the
FS/SYNC pin open or short to GND), and it offers the
programmable frequency function from 70kHz to
800kHz; connecting a resistor from FS/SYNC to VCC
to decrease the frequency, conversely, connect a
resistor from FS/SYNC to GND to increase the frequency.
The IC also provides the synchronous frequency function.
Connect the LGATE signal of another converter to
FS/SYNC pin; forcing the switching frequency to follow
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise
customers to obtain the latest version of relevant information to verify before placing orders.
Copyright
©
ANPEC Electronics Corp.
Rev. A.6 - Jul., 2006
1
www.anpec.com.tw
APW7066
General Description (Cont.)
the external clock. The possible synchronous frequency
is from 150kHz to 800kHz. There is no Rds(on)
sensing or under-voltage sensing on APW7066.
However, it provides a simple short-circuit protection
by monitoring the COMP1 and COMP2 for over-voltage.
When any of two pins exceeds their trip point and the
condition persists for 1-2 internal clock cycle (3-6us
at 300kHz), then it will shut down all regulators.
COMP2
COMP1
FB2
FB1
NC
32
1
REFIN
FB1 1
COMP1 2
COMP2 3
FB2 4
REFIN 5
REFOUT 6
SS1/EN1 7
SS2/EN2
SS3/EN3
VREF
DRIVE3
FB3
8
9
10
11
12
TSSOP-24
TOP VIEW
24
23
22
21
20
VCC
BOOT1
UGATE1
NC
Pin Description
BOOT1
VCC
25
24
UGATE1
PGND_1
VCC12_1
NC
REFOUT
SS1/EN1
SS2/EN2
SS3/EN3
VREF
DRIVE3
8
PGOOD
FS/SYNC
UGATE2
BOOT2
GND
NC
FB3
NC
9
16
GND
BOTTOM
SIDE PAD
GND
BOTTOM
SIDE
PAD
VCC12
LGATE1
19 LGATE2
18 PGND
17 UGATE2
16 BOOT2
15 GND
14 PGOOD
13 FS/SYNC
LGATE1
LGATE2
VCC12_2
PGND_2
NC
17
32 LD 5x5 QFN32
Top View
Ordering and Marking Information
APW7066
Lead Free Code
H a n d lin g C o d e
T e m p . Range
Package Code
Package Code
R : TSSOP-P *
QA : QFN-32
Operating Am b ient Tem p . Range
C : 0 to 70
°
C
H a n d lin g C o d e
TU : Tube
TR : Tape & Reel
T Y : Tray (for Q F N o n ly)
Lead Free Code
L : Lead Free Device Blank : O riginal D e v ice
X X X X X - Date Code
X X X X X - Date Code
APW7066 R :
APW7066 QA :
APW7066
XXXXX
APW7066
XXXXX
Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate
termination finish; which are fully compliant with RoHS and compatible with both SnPb and lead-free soldiering
operations. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J STD-020C
for MSL classification at lead-free peak reflow temperature.
Copyright
©
ANPEC Electronics Corp.
Rev. A.6 - Jul., 2006
2
www.anpec.com.tw
APW7066
Block Diagram
VCC
VREF
VCC12
5.8V
30uA
Power On Reset
and Control
SS1/EN1
BOOT1
30uA
Bias
Current
SS2/EN2
30uA
LGATE1
SS3/EN3
3.3V
BOOT2
Gate
Control
Logic 2
0.6V
3.3V
3.3V
Gate
Control
Logic 1
UGATE1
UGATE2
Oscillator
LGATE2
PGOOD
Monitor COMP Pins
for Short Protection
COMP1
0.6V
FB1
3.3V
1-2 Clock
Cycle Filter
FS/SYNC
REFOUT
If short, Filter shut
down all outputs
REFIN
VCC12
FB3
FB2
COMP2
0.6V
DRIVE3
GND
PGND
Copyright
©
ANPEC Electronics Corp.
Rev. A.6 - Jul., 2006
3
www.anpec.com.tw
APW7066
Absolute Maximum Ratings
Symbol
VCC12
VCC, separate supply
VCC, shunt regulator
VCC12 to GND
VCC, separate supply
VCC, shunt regulator to GND
Parameter
Rating
-0.3 to 15
-0.3 to 5.5
-0.3 to 6
-0.3 to 30
-0.3 to 15
-0.3 to 15
-0.3 to VCC
-0.3 to VCC
-0.3 to VCC
-0.3 to +0.3
0 to +70
+150
-65 to +150
260
Unit
V
V
V
V
V
V
V
V
V
V
°C
°C
°C
°C
UGATE1, UGATE2, BOOT1, BOOT2 UGATE1, UGATE2, BOOT1, BOOT2 to GND
LGATE1, LGATE2, DRIVE3
FS/SYNC
REFIN, REFOUT, PGOOD, VREF
FB1, COMP1, FB2, COMP2, FB3
SS1/EN1, SS2/EN2, SS3/EN3
PGND
T
A
T
J
T
STG
T
L
LGATE1, LGATE2, DRIVE3 to GND
FS/SYNC to GND
REFIN, REFOUT, PGOOD, VREF to GND
FB1, COMP1, FB2, COMP2, FB3 to GND
SS1/EN, SS2/EN2, SS3/EN3 to GND
PGND to GND
Operating Temperature Range
Maximum Junction Temperature
Storage Temperature Range
Lead Temperature (Soldering, 10sec)
Thermal Characteristics
Symbol
R
θJA
R
θJC
Parameter
Thermal Resistance
−
Junction to Ambient
Thermal Resistance
−
Junction to Case
Package
TSSOP-24-P
QFN-32
TSSOP-24-P
QFN-32
Value
39
30
5
5
Unit
°C/W
Electrical Characteristics
Operating Conditions: V
CC
= 5V, V
CC12
= 12V, T
A
= 0 to 70
°
C, Unless Otherwise Specified.
Parameter
INPUT SUPPLY POWER
Input Supply Current
(Quiescent)
VCC; outputs disabled
4
6
50
7
5.6
5.8
20
6.0
60
mA
mA
mA
mA
V
mA
VCC12; outputs disabled
VCC12; UGATEs, LGATEs CL = 1nF,
300KHz
Input Supply Current (Dynamic)
VCC; UGATEs, LGATEs CL = 1nF,
300KHz
20mA current; ~Equivalent to 300Ω
Shunt Regulator Output Voltage
resistor VCC to 12V
Shunt Regulator Current
300Ω resistor VCC to 12V
Copyright
©
ANPEC Electronics Corp.
Rev. A.6 - Jul., 2006
4
Test Conditions
Min.
Typ.
Max.
Units
www.anpec.com.tw
APW7066
Electrical Characteristics (Cont.)
Operating Conditions: V
CC
= 5V, V
CC12
= 12V, T
A
= 0 to 70
°
C, unless Otherwise Specified.
Parameter
INPUT SUPPLY POWER
VCC Rising
Power-On Reset Threshold
VCC Falling
VCC12 Rising
VCC12 Falling
SYSTEM ACCURACY
Outputs 1 and 3 Reference
Voltage
Output 2 Reference Voltage
Outputs 1 and 2 System Accuracy
Output 3 System Accuracy
OSCILLATOR
Accuracy
Frequency
Adjustment Range
Sawtooth Amplitude
Duty-Cycle Range
ERROR AMPLIFIER (OUT1 and OUT2)
Open-Loop Gain
Open-Loop Bandwidth
Slew Rate
EA Offset
Maximum Output Voltage
Output High Source Current
Output Low Sink Current
PROTECTION AND MONITOR
Under-Voltage Threshold
(COMP1 and COMP2)
Causes PGOOD to go low; if there
for a filter time, implies the COMP
pin(s) is out-of-range, and shuts
down IC
Based on internal oscillator clock
frequency (nominal 300kHz = 3.3µs
clock period)
IPGOOD = 2mA
5
Test Conditions
APW7066
Min.
4.15
3.9
7.55
7.1
Typ.
4.23
4.0
7.8
7.3
Max.
4.4
4.15
8
7.55
Units
V
V
V
V
0.6
3.3V
-0.8
-0.8
0.8
0.8
V
%
%
-20
FS/SYNC pin open
FS/SYNC pin: resistor to GND;
resistor to VCC12
240
70
2.1
0
85
15
4
2
VCC
-50
45
300
20
360
800
%
KHz
KHz
V
85
%
dB
MHz
V/µs
mV
V
mA
mA
RL = 10kΩ to ground
CL = 100pF, RL = 10kΩ to ground
CL = 100pF, RL = 10kΩ to ground
COMP1/2 to FB1/2; compare to
internal VREF/REFIN
RL = 10kΩ to ground;
(may trip short-circuit)
COMP1/2, VCOMP=2V
COMP1/2, VCOMP=2V
3.3
V
UV filter time
PGOOD Low Voltage
Copyright
©
ANPEC Electronics Corp.
Rev. A.6 - Jul., 2006
1
0.1
2
0.3
Clock
pulses
V
www.anpec.com.tw
京公网安备 11010802033920号
EEWORLD
