EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-FREQ-R40-D-1-Y-FB-QXX-T

Description
Parallel - Fundamental Quartz Crystal, 24MHz Min, 50MHz Max
CategoryPassive components    Crystal/resonator   
File Size2MB,1 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ABL-FREQ-R40-D-1-Y-FB-QXX-T Overview

Parallel - Fundamental Quartz Crystal, 24MHz Min, 50MHz Max

ABL-FREQ-R40-D-1-Y-FB-QXX-T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresTAPE AND REEL; BT CUT
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.003%
frequency tolerance10 ppm
JESD-609 codee3
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency24 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.5XB5XH3.5 (mm)/L0.453XB0.2XH0.138 (inch)
Series resistance40 Ω
surface mountNO
Terminal surfaceBright Tin (Sn) - annealed
Base Number Matches1
Allwinner V853 heterogeneous core impression
Allwinner released a V853 heterogeneous core ARM cortex-A7 + RISC-V, which feels strange. Other companies' cores are generally ARM Ax+M+ structures, or FPGA+ARM architectures. Why did Allwinner releas...
bigbat Domestic Chip Exchange
TI Sitara Entry Training Notes 1-AM335X Overview
[b]TISitara[/b][b]Introduction Training Notes 1[/b] [b]AM335X[/b][b]Overview[/b]I wrote it word for word. I missed the trial of the bone board last time, so I decided to work hard this time, listen ca...
shower.xu DSP and ARM Processors
Change of input signal and power direction
I am currently working on a TTL, RS232, and RS422 level conversion circuit, and the chips used are MAX232 and MAX422. CD4060 generates a 1kHz signal to simulate a TTL signal, which is input to pin 11 ...
coney Analog electronics
[For the sake of visibility] Regarding the problem of file mapping!!!
[code] m_hFile = CreateFileForMapping(wcsBuf/*file address*/, GENERIC_READ, FILE_SHARE_READ, NULL, OPEN_EXISTING, FILE_ATTRIBUTE_NORMAL |FILE_FLAG_RANDOM_ACCESS,0); if (m_hFile == INVALID_HANDLE_VALUE...
PWP1013 Embedded System
【Design Tools】APTIX Launches IP Verification Tool Combining Altera FPGA Technology
Aptix, a supplier of silicon prototyping tools and platforms for embedded system-on-chips, has announced the upcoming release of Pathfinder IP Validation Station, an IP verification tool that combines...
hangsky FPGA/CPLD
Application of Temperature Sensor in Laptop Computer
As computer performance continues to improve, more and more functions are integrated into computers. Therefore, the amount of data processed by computers is increasing day by day, and these data inclu...
feifei Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2789  2848  967  359  2689  57  58  20  8  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号