EEWORLDEEWORLDEEWORLD

Part Number

Search

A54SX32AFBG144M

Description
Field Programmable Gate Array, 2880 CLBs, 32000 Gates, 240MHz, CMOS, PBGA144, 1 MM PITCH, PLASTIC, FBGA-144
CategoryProgrammable logic devices    Programmable logic   
File Size784KB,45 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A54SX32AFBG144M Overview

Field Programmable Gate Array, 2880 CLBs, 32000 Gates, 240MHz, CMOS, PBGA144, 1 MM PITCH, PLASTIC, FBGA-144

A54SX32AFBG144M Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionLBGA,
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Other featuresALSO REQUIRES 5V FOR I/O SUPPLY
maximum clock frequency240 MHz
Combined latency of CLB-Max1.3 ns
JESD-30 codeS-PBGA-B144
JESD-609 codee0
length13 mm
Humidity sensitivity level3
Configurable number of logic blocks2880
Equivalent number of gates32000
Number of terminals144
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize2880 CLBS, 32000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)225
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.55 mm
Maximum supply voltage2.7 V
Minimum supply voltage2.3 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD SILVER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width13 mm
Base Number Matches1
A d van ced v.1
54SXA Family FPGAs
Specifications
Output Tristate at Powerup
• 100% Resource Utilization with 100% Pin Locking
• 2.5V, 3.3V, and 5.0V Mixed Voltage Operation with
5.0V Input Tolerance
• Very Low Power Consumption
• Deterministic, User-Controllable Timing
• Unique In-System Diagnostic and Debug capability
with Silicon Explorer
• JTAG Boundary Scan Testing in Compliance with
IEEE Standard 1149.1
• Actel Designer Series Design Tools, Supported by
Cadence, Exemplar, IST, Mentor Graphics, Model
Tech, Synopsys, Synplicity, and Viewlogic Design
Entry and Simulation Tools
• Secure Programming Technology Prevents Reverse
Engineering and Design Theft
• 8,000 to 72,000 Available Logic Gates
• Up to 360 User-Programmable I/O Pins
• 4,024 Flip-Flops
• 0.25 Micro CMOS
Features
• I/Os with Live, or “Hot,” Insertion/Removal Capability
• Power Up/Down Friendly (No Sequencing Required
for Supply Voltage)
• 66 MHz PCI
• CPLD and FPGA Integration
• Single Chip Solution
• Configurable I/Os to Support Varity of I/O Standards,
Such as 3.3V PCI, LVTTL, TTL, and 5V PCI.
• Configurable Weak Resistor Pullup or Pulldown for
SX Pr odu ct Prof ile
A54SX08A
Gate Capacity
Logic Modules
Combinatorial Cells
Register Cells (Dedicated Flip-Flops)
Maximum Flip-Flops
User I/Os (Maximum)
Clocks
Quadrant Clocks
JTAG
PCI
Clock-to-Out
Input Set-Up (External)
Speed Grades
Temperature Grades
Packages (by pin count)
PQFP
TQFP
PBGA
8,000
768
512
256
512
130
3
0
Yes
Yes
TBD
TBD
Std, –1, –2, –3
C, I, M
208
100, 144
144
A54SX16A
16,000
1,452
924
528
990
177
3
0
Yes
Yes
TBD
TBD
Std, –1, –2, –3
C, I, M
208
100, 144
144
A54SX32A
32,000
2,880
1,800
1,080
1,980
249
3
0
Yes
Yes
4.5 ns
-1.3 ns
Std, –1, –2, –3
C, I, M
208
144
144, 256, 329
A54SX72A
72,000
6,036
4,024
2,012
4,024
360
3
4
Yes
Yes
4.8 ns
-3.3 ns
Std, –1, –2, –3
C, I, M
208
484
Apr il 1 9 9 9
1
© 1999 Actel Corporation
P89C51RB2-RC2-RD2 Chinese Data Sheet
P89C51RB2/RC2/RD2 has 16K32K64K parallel programmable non-volatile FLASH program memory, and can realize serial in-system programming and in-application programming of the device. In-system programmin...
rain Analog electronics
DXP layout printing problem? ?
I want to print a double-sided board using Altium DXP2004, but why are both sides printed on one surface? The back and front are somewhat repeated, and I can't fix it. Can someone help me?...
youngcraft PCB Design
STM32 port register problem
Today, when I was debugging STM32F103VCT6, I found a strange problem. When I was using KEIL for soft simulation, after executing GPIOA->CRL = 0x22222222;, I saw that the value of KEIL peripheral regis...
you168you stm32/stm8
Announcement of Moderator Chip Coin and Physical Gift Rewards in November 2017
[size=3]Starting from August 1, 2017, we will reward the hard-working moderators according to the latest reward rules. [/size] [size=14px][size=3]Moderator Benefits[url=https://bbs.eeworld.com.cn/thre...
eric_wang Suggestions & Announcements
Integrating DSP functions with FPGAs to improve performance in imaging applications
Intevac是商用和军用市场光学产品的前沿开发商。本文介绍该公司NightVista嵌入式电子系统的开发,该产品是高性能超低亮度紧凑型摄像机。该摄像机最初采用了流行的数字信号处理器、几个ASSP和外部存储器件。系统对性能的需求越来越高,工程师团队决定试验一种替代方案——在可编程逻辑中实现可配置软核处理器。这一决定带来了以下好处: 达到了目标所要求的性能在单个FPGA中集成了分立的元件和数字信号处...
rain MCU
C6000 embedded assembly C and assembly comparison and function description
1. Absolute value function(1) _abs()C code: int _abs(int src)Assembly: ABSfunction: Calculate the absolute value of 32-bit data(2) _labs()C code: int _labs(long src)Assembly: ABSfunction: Calculate th...
火辣西米秀 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 158  466  1968  1508  2482  4  10  40  31  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号