D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
Ultralow Noise
Drivers for Low Voltage ADCs
ADA4930-1/ADA4930-2
FEATURES
Low input voltage noise: 1.2 nV/√Hz
Low common-mode output: 0.9 V on single supply
Extremely low harmonic distortion
−104 dBc HD2 at 10 MHz
−79 dBc HD2 at 70 MHz
−73 dBc HD2 at 100 MHz
−101 dBc HD3 at 10 MHz
−82 dBc HD3 at 70 MHz
−75 dBc HD3 at 100 MHz
High speed
−3 dB bandwidth of 1.35 GHz, G = 1
Slew rate: 3400 V/μs, 25% to 75%
0.1 dB gain flatness to 380 MHz
Fast overdrive recovery of 1.5 ns
0.5 mV typical offset voltage
Externally adjustable gain
Differential-to-differential or single-ended-to-differential
operation
Adjustable output common-mode voltage
Single-supply operation: 3.3 V or 5 V
100
FUNCTIONAL BLOCK DIAGRAMS
16 –V
S
15 –V
S
13 –V
S
12 PD
11 –OUT
10 +OUT
9 V
OCM
–FB 1
+IN 2
–IN 3
+FB 4
ADA4930-1
14 –V
S
+V
S
7
+V
S
8
Figure 1.
+IN1
–FB1
–V
S1
–V
S1
PD1
–OUT1
–IN1
+FB1
+V
S1
+V
S1
–FB2
+IN2
1
2
3
4
5
6
24
23
22
21
20
19
ADA4930-2
18
17
16
15
14
13
+OUT1
V
OCM1
–V
S2
–V
S2
PD2
–OUT2
–IN2
+FB2
+V
S2
+V
S2
V
OCM2
+OUT2
7
8
9
10
11
12
09209-001
+V
S
5
+V
S
6
Figure 2.
APPLICATIONS
ADC drivers
Single-ended-to-differential converters
IF and baseband gain blocks
Differential buffers
Line drivers
10
V
N
(nV/√hz)
1
GENERAL DESCRIPTION
The ADA4930-1/ADA4930-2 are very low noise, low distortion,
high speed differential amplifiers. They are an ideal choice for
driving 1.8 V high performance ADCs with resolutions up to
14 bits from dc to 70 MHz. The adjustable output common
mode allows the ADA4930-1/ADA4930-2 to match the input of
the ADC. The internal common-mode feedback loop provides
exceptional output balance, suppression of even-order harmonic
distortion products, and dc level translation.
With the ADA4930-1/ADA4930-2, differential gain configurations
are easily realized with a simple external feedback network of
four resistors determining the closed-loop gain of the amplifier.
The ADA4930-1/ADA4930-2 are fabricated using Analog Devices,
Inc., proprietary silicon-germanium (SiGe), complementary
bipolar process, enabling them to achieve very low levels of
distortion with an input voltage noise of only 1.2 nV/√Hz.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
10
100
1k
10k
100k
1M
10M
100M
FREQUENCY (Hz)
Figure 3. Voltage Noise Spectral Density
The low dc offset and excellent dynamic performance of the
ADA4930-1/ADA4930-2 make them well suited for a wide
variety of data acquisition and signal processing applications.
The ADA4930-1 is available in a Pb-free, 3 mm × 3 mm 16-lead
LFCSP, and the ADA4930-2 is available in a Pb-free, 4 mm × 4 mm
24-lead LFCSP. The pinout has been optimized to facilitate printed
circuit board (PCB) layout and minimize distortion. The ADA4930-1
is specified to operate over the −40°C to +105°C temperature range,
and the ADA4930-2 is specified to operate over the −40°C to +105°C
temperature range for 3.3 V or 5 V supply voltages.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2010 Analog Devices, Inc. All rights reserved.
09209-003
0
09209-002
ADA4930-1/ADA4930-2
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagrams ............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
3.3 V Operation ............................................................................ 3
3.3 V V
OCM
to V
O, cm
Performance ............................................... 4
3.3 V General Performance ......................................................... 4
5 V Operation ............................................................................... 5
5 V V
OCM
to V
O, cm
Performance .................................................. 6
5 V General Performance ............................................................ 6
Absolute Maximum Ratings............................................................ 7
Thermal Resistance ...................................................................... 7
Maximum Power Dissipation ..................................................... 7
ESD Caution .................................................................................. 7
Pin Configurations and Function Descriptions ........................... 8
Typical Performance Characteristics ............................................. 9
Test Circuits ..................................................................................... 15
Operational Description ................................................................ 16
Definition of Terms .................................................................... 16
Theory of Operation ...................................................................... 17
Analyzing an Application Circuit ............................................ 17
Setting the Closed-Loop Gain .................................................. 17
Estimating the Output Noise Voltage ...................................... 17
Impact of Mismatches in the Feedback Networks ................. 18
Input Common-Mode Voltage Range ..................................... 18
Minimum R
G
Value .................................................................... 19
Setting the Output Common-Mode Voltage .......................... 19
Calculating the Input Impedance for an Application Circuit
....................................................................................................... 19
Layout, Grounding, and Bypassing .............................................. 23
High Performance ADC Driving ................................................. 24
Outline Dimensions ....................................................................... 25
Ordering Guide .......................................................................... 25
REVISION HISTORY
10/10—Rev. 0 to Rev. A
Changes to General Description .................................................... 1
10/10—Revision 0: Initial Version
Rev. A | Page 2 of 28
ADA4930-1/ADA4930-2
SPECIFICATIONS
3.3 V OPERATION
V
S
= 3.3 V, V
ICM
= 0.9 V, V
OCM
= 0.9 V, R
F
= 301 Ω, R
G
= 301 Ω, R
L, dm
= 1 kΩ, single-ended input, differential output, T
A
= 25°C, T
MIN
to
T
MAX
= −40°C to +105°C, unless otherwise noted.
Table 1.
Parameter
DYNAMIC PERFORMANCE
−3 dB Small Signal Bandwidth
−3 dB Large Signal Bandwidth
Bandwidth for 0.1 dB Flatness
ADA4930-1
ADA4930-2
Slew Rate
Settling Time to 0.1%
Overdrive Recovery Time
NOISE/HARMONIC PERFORMANCE
HD2/HD3
Test Conditions/Comments
V
O, dm
= 0.1 V p-p
V
O, dm
= 2 V p-p
V
O, dm
= 0.1 V p-p
Min
Typ
1430
887
380
89
2877
6.3
1.5
−98/−97
−91/−88
−79/−79
−73/−73
91
86
1.15
3
−90
−3.1
−36
T
MIN
to T
MAX
−1.8
R
F
= R
G
= 10 kΩ, ΔV
O
= 0.5 V, R
L
= open circuit
0.3
Differential
Common mode
Common mode
ΔV
ICM
= 0.5 V dc; R
F
= R
G
= 10 kΩ, R
L
= open circuit
Each single-ended output; R
F
= R
G
= 10 kΩ
Each single-ended output; f = 1 MHz, TDH ≤ 60 dBc
f = 1 MHz
0.11
30
55
150
3
1
−82
−0.5
2.75
−24
−0.05
+0.1
64
+3.1
−16
+1.8
Max
Unit
MHz
MHz
MHz
MHz
V/μs
ns
ns
dB
dB
dB
dB
dBc
dBc
nV/√Hz
pA/√Hz
dB
mV
μV/°C
μA
μA/°C
μA
dB
V
kΩ
MΩ
pF
dB
V
mA
dB
V
O, dm
= 2 V step, 25% to 75%
V
O, dm
= 2 V step, R
L
= 200 Ω
G = 3, V
IN, dm
= 0.7 V p-p pulse
V
O, dm
= 2 V p-p, f
C
= 10 MHz
V
O, dm
= 2 V p-p, f
C
= 30 MHz
V
O, dm
= 2 V p-p, f
C
= 70 MHz
V
O, dm
= 2 V p-p, f
C
= 100 MHz
V
O, dm
= 1 V p-p/tone, f
C
= 70.05 MHz ± 0.05 MHz
V
O, dm
= 1 V p-p/tone, f
C
= 140.05 MHz ± 0.05 MHz
f = 100 kHz
f = 100 kHz
f = 100 MHz, ADA4930-2, R
L
= 200 Ω
V
IP
= V
IN
= V
OCM
= 0 V, R
L
= open circuit
T
MIN
to T
MAX
Third-Order IMD
Input Voltage Noise
Input Current Noise
Crosstalk
DC PERFORMANCE
Input Offset Voltage
Input Offset Voltage Drift
Input Bias Current
Input Bias Current Drift
Input Offset Current
Open-Loop Gain
INPUT CHARACTERISTICS
Input Common-Mode Voltage Range
Input Resistance
Input Capacitance
CMRR
OUTPUT CHARACTERISTICS
Output Voltage
Linear Output Current
Output Balance Error
1.2
−77
1.74
Rev. A | Page 3 of 28
ADA4930-1/ADA4930-2
3.3 V V
OCM
TO V
O, CM
PERFORMANCE
Table 2.
Parameter
V
OCM
DYNAMIC PERFORMANCE
−3 dB Bandwidth
Slew Rate
V
OCM
INPUT CHARACTERISTICS
Input Voltage Range
Input Resistance
Input Offset Voltage
Input Voltage Noise
Gain
CMRR
Test Conditions/Comments
V
O, cm
= 0.1 V p-p
V
O, cm
= 2 V p-p, 25% to 75%
Min
Typ
745
828
Max
Unit
MHz
V/μs
V
OS, cm
= V
O, cm
− V
OCM
; V
IP
= V
IN
= V
OCM
= 0 V
f = 100 kHz
ΔV
OCM
= 0.5 V dc; R
F
= R
G
= 10 kΩ, R
L
= open circuit
0.8
7.0
−25
0.99
8.3
+15.4
23.5
1
−83
1.1
10.3
+31
1.02
−77
V
kΩ
mV
nV/√Hz
V/V
dB
3.3 V GENERAL PERFORMANCE
Table 3.
Parameter
POWER SUPPLY
Operating Range
Quiescent Current per Amplifier
Test Conditions/Comments
Min
Typ
3.3
35
81
1.8
−74
−87
<0.8
>1.3
1
12
0.09
97
−40
+105
Max
Unit
V
mA
μA/°C
mA
dB
dB
V
V
μs
ns
μA
μA
°C
+PSRR
−PSRR
POWER-DOWN (PD)
PD Input Voltage
Turn-Off Time
Turn-On Time
PD Pin Bias Current
Enabled
Disabled
OPERATING TEMPERATURE RANGE
Enabled
Enabled, T
MIN
to T
MAX
variation
Disabled
ΔV
ICM
= 0.5 V; R
F
= R
G
= 10 kΩ, R
L
= open circuit
ΔV
ICM
= 0.5 V; R
F
= R
G
= 10 kΩ, R
L
= open circuit
Disabled
Enabled
32
0.44
40
2.35
−70
−76
PD = 3.3 V
PD = 0 V
Rev. A | Page 4 of 28
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
