ASV22-FREQ-F-L2-T datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ASV22-FREQ-F-L2-T

ASV22-FREQ-F-L2-T: DescriptionTTL Output Clock Oscillator, 0.012MHz Min, 133MHz Max, ROHS COMPLIANT PACKAGE-4; CategoryPassive components oscillator; File Size369KB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASV22-FREQ-F-L2-T Overview

TTL Output Clock Oscillator, 0.012MHz Min, 133MHz Max, ROHS COMPLIANT PACKAGE-4

ASV22-FREQ-F-L2-T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	100%
Manufacturer's serial number	ASV2
Installation features	SURFACE MOUNT
Maximum operating frequency	133 MHz
Minimum operating frequency	0.012 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-30 °C
Oscillator type	TTL
Output load	15 TTL
physical size	7.0mm x 5.0mm x 1.4mm
Maximum supply voltage	1.98 V
Minimum supply voltage	1.62 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	40/60 %
Base Number Matches	1

Preview

Download Datasheet

View All

7.0 x 5.0 x 1.4mm HCMOS/ TTL COMPATIBE SURFACE MOUNT

LOW PROFILE (1.4max) CRYSTAL CLOCK OSCILLATOR

ASV2 SERIES

FEATURES:

• 1.4 mm max. in height

• HCMOS and TTL compatible, 1.8V to 3.3V

• Tristate Enable / Disable function

• Reflow capable

• Available optional -40

C to 85

C extended temperature

• Seam sealed package

RoHS

Compliant

7.0 x 5.0 x 1.4mm

| | | | | | | | | | | | | | |

APPLICATIONS:

• Clock signaling for

μProcessors,

PC Motherboards & Graphic

Cards

• High load output drive capability applications

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency Range

Operating Temperature

Storage Temperature

Overall Frequency Stability

Supply Voltage (Vdd)

Input Current

Symmetry

Rise time / Fall time (Tr/Tf)

Output Load

Output Voltage

Start-up Time

Tristate Function

Aging at 25°C/year

Absolute Clock Period Jitter

Disable Current

TABLE 1

Frequency

0.012MHz Fo < 0.048MHz

0.048MHz Fo < 1.5MHz

1.5MHz Fo < 20MHz

20MHz Fo < 50MHz

50MHz Fo < 70MHz

70MHz Fo < 125MHz

125MHz Fo 133MHz

ASV2 Series

0.012 MHz to 133.000 MHz

-10° C to + 70° C (see options)

- 55° C to + 125° C

± 100 ppm max. (see options)

3.3 Vdc ± 10% (see options)

See Table 1

40/60 % max.@ 1/2Vdd (see options)

See Table 2

15pF (5TTL) (see options)

VOH = 0.9 * Vdd min. (90% of Vdd)

VOL = 0.4 Vdc max. (10% of Vdd)

8ms max.

"1" (VIH: see table 3) or open: Oscillation

"0" (VIL: see table 3): Hi Z

±5ppm max.

± 40ps max.

10μA max.

TABLE 2

Frequency

3.3Vdd

TABLE 3

Vdd

1.8

2.5

3.3

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

2.5Vdd

1.8Vdd

N/A

Unit: (mA max)

3.3Vdd

2.5Vdd

1.8Vdd

0.012MHz Fo < 1.0MHz

200

N/A

1.0MHz Fo < 20MHz

20MHz Fo < 50MHz

50MHz Fo < 70MHz

70MHz Fo < 125MHz

125MHz Fo 133MHz

N/A

Tr times are measured between 10% & 90% of Vdd with 15pF load.

1.26

1.75

0.5

Revised: 1.09.08

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

3 and 1/2 LCD (liquid crystal) digital display (DMS-20LCD)

High Performance Voltage Regulator Circuit

Power supply filter circuit that can suppress high-frequency interference

Negative voltage output voltage stabilizing circuit composed of 7800 series

Simple and accurate timer circuit

Control of car central door lock and starting system

What is inter-core communication in a multi-core processor system: [size=4] Inter-core communication is the main difficulty faced by multi-core processor systems. The 8-core DSP processor TMS320C6678 based on the KeyStone architecture has a frequency of 1.25 GHz for ...; 灞波儿奔 DSP and ARM Processors

cc2430 serial port receiving program?: #define SET_MAIN_CLOCK_SOURCE(source) \ do { \ if(source) { \ CLKCON |= 0x40; /*RC*/ \ while(!(SLEEP&0X20)); /*Wait for stabilization*/ \ SLEEP |= 0x04; /*Turn off unused*/ \ } \ else { \ SLEEP &= ~0x...; momobt Embedded System

Summary of DSP boot mode / boot loader / power-on sequence / online upgrade and other issues: Device used: TI DSP C2000 2837X 1. DSP power-on process, boot mode and boot loader 1) dsp power-on sequence, For a dual-core system, its power-on startup sequence is as follows: After the system is re...; 火辣西米秀 DSP and ARM Processors

SMDK2410 Issues: I am running SMDK2410 (flash read/write has been modified) EBoot of CE5.0 on my development board. When I run to OEMPreDownload function, I print the debug information and find that it never runs to E...; wjialin Embedded System

EMI and High-Speed PCB Design: EMI and High-Speed PCB Design...; hepeng_2012 PCB Design

【Course Recommendation】+ Learn to use TM4C Launghpad step by step: The course I recommend is [font=黑体][size=4][color=red]"Learn to use TM4C Launchhpad step by step". The explanation of [/color][/size][/font]TM4C Launchhpad course is based on [color=#555555]Tiva C ser...; 歪三扎愣 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components