EEWORLDEEWORLDEEWORLD

Part Number

Search

ACOL-FREQ-D-J-S-50-Q25

Description
HCMOS Output Clock Oscillator, 25MHz Min, 50MHz Max, ROHS COMPLIANT, DIP-14/4
CategoryPassive components    oscillator   
File Size575KB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ACOL-FREQ-D-J-S-50-Q25 Overview

HCMOS Output Clock Oscillator, 25MHz Min, 50MHz Max, ROHS COMPLIANT, DIP-14/4

ACOL-FREQ-D-J-S-50-Q25 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Other featuresTRI STATE
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency25 MHz
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
Oscillator typeHCMOS
Output load50 pF
physical size20.2mm x 12.6mm x 5.08mm
longest rise time10 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry45/55 %
Base Number Matches1
FULL SIZE DIP LOW VOLTAGE 3.3V
CRYSTAL CLOCK OSCILLATOR
ACOL Series
Pb
RoHS
Compliant
20.2 x 12.6 x 5.08 mm
| | | | | | | | | | | | | | |
FEATURES:
• Tristate Enable/Disable option.
• Low supply voltage.
• HCMOS and TTL compatible.
• Tight symmetry option.
APPLICATIONS:
• Clock signal sources for digital chips and microprocessors.
• Low power applications.
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency:
Operating temperature:
Storage temperature:
Frequency Stability:
Supply voltage (Vdd):
Symmetry at 1/2Vdd for HCMOS or
at 1.4Vdc for TTL
Rise and Fall Times(Tr/Tf):
Output load:
Output Voltage:
Tri State Function ( option A):
Start-up-time:
Oput Disable/ Enable time:
Input current:
ACOL Series
320kHz to 200MHz
0°C to + 70°C (see options)
- 55°C to + 125°C
± 100ppm max. (see option)
3.3Vdc ± 10%
45/55% max. for F < 50MHz
40/60% max. for F ≥50MHz (see options)
10 ns max. for F ≤ 24MHz
5 ns max. for F > 24MHz, 10 ns max. for F > 24MHz (50pF output load)
10 TTL or 15 pF for F < 80MHz
5 TTL or 15 pF for F ≥80MHZ
VOH = 0.9*Vdd min.
VOL = 0.1*Vdd max.
"1" (VIH >= 2.2 Vdc) or open: Oscillation
"0" (VIL < 0.8V): Hi Z
10 ms max
100 ns max. (for Option "-A" ONLY)
20 mA max. for F ≤24 MHz
30 mA max. for F < 50 MHz
45 mA max. for F < 80 MHz
55 mA max. for F ≥ 80 MHz
OPTIONS & PART IDENTIFICATION:
(Left blank if standard)
ACOL - Frequency -
-
- -
-
-
Operating Tem. Range
I
0°C to +50°C
D
-10°C to +60°C
E
-20°C to +70°C
F
-30°C to +70°C
N
-30°C to +85°C
L
-40°C to +85°C
S
T
S1
T1
Symmetry
45/55%@1/2Vdd
47.5/52.5%@1/2Vdc
45/55@1.4Vdc
47.5/52.5%@1/4Vdc
Value Added
G
Gull Wing
G3
Gull Wing
Q30
0.30(7.62)
Q25
0.25(6.35)
Q20
0.20(5.08)
Q15
0.15(3.81)
Q10
0.10(2.54)
Output Load
50
(25≤F≤100MHz only)
Freq. Stability
J*
±20 ppm max.
R
±25 ppm max.
K
±30 ppm max.
H
±35 ppm max.
C
±50 ppm max.
* Temp orption I, D, E, and 0 to +70°C only.
Tristate
A
Tristate Function
50pF
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 12.05.08
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
software
Is there any software that can directly receive the image data stream (hexadecimal) from the serial port of the stm32 microcontroller and then display it on the computer, for use with the camera, than...
yyup stm32/stm8
The principle of full-bridge motor drive is like this
[p=30, null, left][font=宋体][font=Verdana][color=#000000][b] In circuit design, the full bridge plays a very important role. When the four diodes in the bridge rectifier circuit are packaged together, ...
qwqwqw2088 Analogue and Mixed Signal
AD630 output problem
I use the same signal generator to input a Vpp=1v, 100hz sine wave to the signal and reference terminals of AD630. AD630 is powered by ±12V. The input signals of these two ports must be of the same fr...
哪哒草 Analog electronics
How to edit an addition operation with two decimal places in Verilog
Use Verilog language to program a decimal addition operation with two decimal places, such as 139.33+122.53....
糊涂大发 FPGA/CPLD
[Help] About crystal oscillator circuit
Does the signal generated by the crystal oscillator circuit have anything to do with the external resistance and capacitance of the circuit?...
linda_xia Analog electronics
LCD segment code LCD screen design drawing analysis
[p=28, null, left][color=#666666][font=Helvetica, "][size=14px] A complete design drawing of an LCD segment code LCD screen should include four parts: dimension parameter diagram, truth table diagram,...
晶拓 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1634  2605  1690  588  2384  33  53  35  12  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号