ACOL-FREQ-L-C-S1-A-50-Q15 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ACOL-FREQ-L-C-S1-A-50-Q15

ACOL-FREQ-L-C-S1-A-50-Q15: DescriptionHCMOS Output Clock Oscillator, 25MHz Min, 50MHz Max, ROHS COMPLIANT, DIP-14/4; CategoryPassive components oscillator; File Size575KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ACOL-FREQ-L-C-S1-A-50-Q15 Overview

HCMOS Output Clock Oscillator, 25MHz Min, 50MHz Max, ROHS COMPLIANT, DIP-14/4

ACOL-FREQ-L-C-S1-A-50-Q15 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Other features	TRI STATE; ENABLE/DISABLE FUNCTION
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	50 MHz
Minimum operating frequency	25 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	HCMOS
Output load	50 pF
physical size	20.2mm x 12.6mm x 5.08mm
longest rise time	10 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	45/55 %
Base Number Matches	1

Preview

Download Datasheet

View All

FULL SIZE DIP LOW VOLTAGE 3.3V

CRYSTAL CLOCK OSCILLATOR

ACOL Series

RoHS

Compliant

20.2 x 12.6 x 5.08 mm

| | | | | | | | | | | | | | |

FEATURES:

• Tristate Enable/Disable option.

• Low supply voltage.

• HCMOS and TTL compatible.

• Tight symmetry option.

APPLICATIONS:

• Clock signal sources for digital chips and microprocessors.

• Low power applications.

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency:

Operating temperature:

Storage temperature:

Frequency Stability:

Supply voltage (Vdd):

Symmetry at 1/2Vdd for HCMOS or

at 1.4Vdc for TTL

Rise and Fall Times(Tr/Tf):

Output load:

Output Voltage:

Tri State Function ( option A):

Start-up-time:

Oput Disable/ Enable time:

Input current:

ACOL Series

320kHz to 200MHz

0°C to + 70°C (see options)

- 55°C to + 125°C

± 100ppm max. (see option)

3.3Vdc ± 10%

45/55% max. for F < 50MHz

40/60% max. for F ≥50MHz (see options)

10 ns max. for F ≤ 24MHz

5 ns max. for F > 24MHz, 10 ns max. for F > 24MHz (50pF output load)

10 TTL or 15 pF for F < 80MHz

5 TTL or 15 pF for F ≥80MHZ

VOH = 0.9*Vdd min.

VOL = 0.1*Vdd max.

"1" (VIH >= 2.2 Vdc) or open: Oscillation

"0" (VIL < 0.8V): Hi Z

10 ms max

100 ns max. (for Option "-A" ONLY)

20 mA max. for F ≤24 MHz

30 mA max. for F < 50 MHz

45 mA max. for F < 80 MHz

55 mA max. for F ≥ 80 MHz

OPTIONS & PART IDENTIFICATION:

(Left blank if standard)

ACOL - Frequency -

- -

Operating Tem. Range

0°C to +50°C

-10°C to +60°C

-20°C to +70°C

-30°C to +70°C

-30°C to +85°C

-40°C to +85°C

Symmetry

45/55%@1/2Vdd

47.5/52.5%@1/2Vdc

45/55@1.4Vdc

47.5/52.5%@1/4Vdc

Value Added

Gull Wing

Q30

0.30(7.62)

Q25

0.25(6.35)

Q20

0.20(5.08)

Q15

0.15(3.81)

Q10

0.10(2.54)

Output Load

(25≤F≤100MHz only)

Freq. Stability

±20 ppm max.

±25 ppm max.

±30 ppm max.

±35 ppm max.

±50 ppm max.

* Temp orption I, D, E, and 0 to +70°C only.

Tristate

Tristate Function

50pF

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised: 12.05.08

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Sense amplifier circuit

Simple high voltage automatic reactive power compensation control circuit

Phase tracking three-phase generator circuit diagram

AM demodulator

Adjustable band stop filter circuit diagram

【KW41Z Design Competition】Installation Environment: For those of us who work on this, when we want to learn more about a chip, we often install the environment first and then try the related examples directly before we are familiar with the datasheet a...; whoisliang NXP MCU

S5PV210 (TQ210) study notes - memory configuration (DDR2): S5PV210 has two independent DRAM controllers, DMC0 and DMC1. DMC0 supports up to 512MByte and DMC1 supports up to 1GByte. Both DMC0 and DMC1 support two chip selects, CS0 and CS1. The memory module of...; 小小宇宙 ARM Technology

Panda's Breakfast: I went to Anji to see pandas last weekend...; zcgzanne Talking

【EEWORLD University Hall TI Classroom】The Sixth Batch of LaunchPad Delivery List: Anyone who studies the EEWORLD University TI classroom courses carefully and participates in the "Learning Test" with an accuracy rate of 60% will receive a TI LaunchPad development board.Event detail...; EEWORLD社区 Microcontroller MCU

DSP+FPGA: I would like to ask, is it inconvenient to use FPGA to realize complex data processing? Is there any FPGA function embedded in the DSP core? In other words, can the current DSP realize the function of...; cjqlmy DSP and ARM Processors

【Signal Processing】：Digital signal processing technology based on FPGA: FPGA Digital Signal Processing [[i] This post was last edited by liuceone on 2011-12-8 14:52 [/i]]...; liuceone FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components