ACT-PS512K8 High Speed
4 Megabit Plastic Monolithic SRAM
Plastic Path™ Features
Low Power Monolithic CMOS 512K x 8 SRAM
s
Operating Temperature Range
q
Full Military (-55°C to +125°C)
q
Industrial (-40°C to +85°C)
s
Burn-in and Temperature Cycle Available
s
10, 12, 15, 17, 20 & 25ns Access Times
s
+5V Power Supply
s
Industry Standard Pinouts
q
Center Power / Ground Pins
s
TTL Compatible I/O
s
3.3V Device I/O Interfacing
s
JEDEC Standard 36 pin Plastic SOJ Package
q
36 Lead, .93" x .405" x 0.148 Small Outline J lead (SOJ),
Aeroflex code# "L2"
s
Fully Static Operation
q
No Clocks or Refresh Required
s
CIRCUIT TECHNOLOGY
www.aeroflex.com
A E
RO
F
LE
X
LA
C
ISO
9001
E
RT
I
F
I
E
D
Block Diagram – SOJ (L2)
CE
WE
OE
A
0
– A
18
V
ss
V
cc
512Kx8
8
General Description
The ACT-PS512K8 is a
Plastic High Speed, 4 Megabit
(4,194,304
bits)
CMOS
Monolithic SRAM organized as
524,288 words by 8 bits.
Designed for high-speed, high
density, high reliablility, mass
memory and fast cache system
applications.
The plastic monolithic is
input
and
output
TTL
compatible. Writing is executed
when the write enable (WE)
and chip enable (CE) inputs are
low. Reading is accomplished
when WE is high and CE and
output enable (OE) are both
low. Access time grades of
10ns 12ns, 15ns, 17ns, 20ns
and 25ns are standard.
B
S
I
NC
.
I/O
0-7
Pin Description
I/O
0-7
A
0–18
WE
CE
OE
V
CC
V
SS
NC
Data I/O
Address Inputs
Write Enable
Chip Enable
Output Enable
Power Supply
Ground
Not Connected
eroflex Circuit Technology - Advanced Multichip Modules © SCD3764 REV A 6/2/98
Absolute Maximum Ratings
Symbol
T
C
T
STG
P
D
V
G
V
CC
Parameter
Case Operating Temperature
Storage Temperature
Maximum Package Power Dissipation
Maximum Signal Voltage to Ground
Power Supply Voltage
-0.5
-0.5
MINIMUM
-55
-65
MAXIMUM
+125
+150
1.0
V
CC
+ 0.5
+7.0
Units
°C
°C
W
V
V
Recommended Operating Conditions
Symbol
V
CC
V
SS
V
IH
V
IL
T
C
T
C
Ground
Input High Voltage
Input Low Voltage
Operating Temperature (Military)
Operating Temperature (Industrial)
Parameter
Power Supply Voltage
Minimum
+4.5
0
+2.2
-0.5
-55
-40
Maximum
+5.5
0
V
CC
+ 0.5
+0.8
+125
+85
Units
V
V
V
V
°C
°C
Truth Table
Mode
Standby
Output Disable
Read
Write
CE
H
L
L
L
WE
X
H
H
L
OE
X
H
L
X
Data I/O
High Z
High Z
Data OUT
Data IN
Supply
Current
I
SB
I
CC
I
CC
I
CC
Capacitance
(V
IN
& V
OUT
= 0V, f = 1MHz, T
C
= 25°C, unless otherwise noted, Guaranteed but not tested
)
Symbol
C
IN
C
OUT
Parameter
Input Capacitance (A
0-18
, WE & OE)
Output Capacitance (I/O
0-7
& CE)
Maximum
6
8
Units
pF
pF
DC Characteristics
(V
CC
= 5.0V, V
SS
= 0V, T
C
= -55°C to +125°C or -40°C to +85°C)
Parameter
Input Leakage Current
Output Leakage Current
Operating Supply Current
Standby Current
Output Low Voltage
Output High Voltage
Sym
I
LI
I
LO
I
CC
I
SB
Conditions
V
CC
= Max, V
IN
= V
SS
to V
CC
CE = V
IH
, OE = V
IH
, V
OUT
= V
SS
to V
CC
CE = V
IL
, OE = V
IH
,f =5MHz,Vcc=5.5V
CE = V
IH
, OE= V
IH
, f =5MHz,Vcc=5.5V
2.4
Min
-10
-10
Max
+10
+10
130
20
0.4
Units
µA
µA
mA
mA
V
V
V
OL
I
OL
= 8 mA, Vcc = 4.5V
V
OH
I
OH
= -4 mA, Vcc = 4.5V
Note: DC Test conditions: V
IL
= 0.3V, V
IH
= Vcc - 0.3V.
Aeroflex Circuit Technology
2
SCD3764 REV A 6/2/98 Plainview NY (516) 694-6700
AC Characteristics
(V
CC
= 5.0V, V
SS
= 0V, T
C
= -55°C to +125°C or -40°C to +85°C)
Read Cycle
Parameter
Read Cycle Time
Address Access Time
Chip Enable Access Time
Output Hold from Address Change
Output Enable to Output Valid
Chip Enable to Output in Low Z (1)
Output Enable to Output in Low Z (1)
Chip Deselect to Output in High Z (1)
Note 1. Guaranteed by design, but not tested
Sym
–010
–012
–015
–017
–020
–025
Min Max Min Max Min Max Min Max Min Max Min Max
10
10
10
3
5
3
0
5
5
3
0
6
6
3
6
3
0
7
7
12
12
12
3
7
3
0
7
7
15
15
15
3
8
3
0
8
8
17
17
17
4
10
3
0
10
10
20
20
20
5
12
25
25
25
Units
t
RC
t
AA
t
ACE
t
OH
t
OE
t
CLZ
t
OLZ
t
CHZ
ns
ns
ns
ns
ns
ns
ns
ns
ns
Output Disable to Output in High Z (1) t
OHZ
Write Cycle
Parameter
Write Cycle Time
Chip Enable to End of Write
Address Valid to End of Write
Data Valid to End of Write
Write Pulse Width
Address Setup Time
Address Hold Time
Output Active from End of Write (1)
Write to Output in High Z (1)
Data Hold from Write Time
Note 1. Guaranteed by design, but not tested
Sym
t
WC
t
CW
t
AW
t
DW
t
WP
t
AS
t
AH
t
OW
t
WHZ
t
DH
–010
–012
–015
–017
–020
–025
Min Max Min Max Min Max Min Max Min Max Min Max
10
7
7
5
7
0
0
3
5
0
0
12
8
8
6
8
0
0
3
6
0
15
10
10
8
10
0
0
3
7
0
17
12
12
8
12
0
0
3
8
0
20
13
13
9
13
0
0
4
8
0
25
15
15
10
15
0
0
5
10
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Data Retention Electrical Characteristics (Special Order Only)
V
CC
= 5.0V, V
SS
= 0V, T
C
= -55°C to +125°C or -40°C to +85°C)
All Speeds
Typ
0.5
Parameter
V
CC
for Data Retention
Data Retention Current
Sym
V
DR
I
CCDR1
Test Conditions
CE
≥
V
CC
– 0.2V
V
CC
= 3V
Min
2
Max
5.5
2.0
Units
V
mA
Aeroflex Circuit Technology
3
SCD3764 REV A 6/2/98 Plainview NY (516) 694-6700
Timing Diagrams — SRAM
Read Cycle Timing Diagrams
Read Cycle 1 (SCE = OE = V
IL
, SWE = V
IH
)
t
RC
A
0-18
t
AA
t
OH
D
I/O
Previous Data Valid
Data Valid
SCE
t
AS
SWE
t
OW
S
EE
N
OTE
Write Cycle Timing Diagrams
Write Cycle (SWE Controlled, OE = V
IH
)
t
WC
A
0-18
t
AW
t
CW
t
AH
t
WP
t
WHZ
t
DW
Data Valid
t
DH
D
I/O
Read Cycle 2 (SWE = V
IH
)
t
RC
A
0-18
t
AA
SCE
t
ACE
t
CLZ
S
EE
N
OTE
Write Cycle (SCE Controlled, OE = V
IH
)
t
WC
A
0-18
t
AW
t
CHZ
S
EE
N
OTE
t
AH
t
CW
t
AS
SCE
OE
t
WP
t
OE
t
OLZ
S
EE
N
OTE
t
OHZ
S
EE
N
OTE
SWE
t
DW
t
DH
D
I/O
High Z
Data Valid
D
I/O
Data Valid
UNDEFINED
DON’T CARE
Note: Guaranteed by design, but not tested.
AC Test Circuit
Current Source
I
OL
AC Test Conditions
Parameter
Typical
0 – 3.0
5
1.5
Units
V
ns
V
To Device Under Test
C
L
= 50 pF
V
Z
~ 1.5 V (Bipolar Supply)
Input Pulse Level
Input Rise and Fall
Input and Output Timing Reference Level
I
OH
Current Source
Notes:
1) V
Z
is programmable from -2V to +7V. 2) I
OL
and I
OH
programmable from 0 to 16 mA. 3) Tester Impedance
Z
O
= 75
Ω. 4)
V
Z
is typically the midpoint of V
OH
and V
OL
. 5) I
OL
and I
OH
are adjusted to simulate a typical resistance
load circuit. 6) ATE Tester includes jig capacitance.
Aeroflex Circuit Technology
4
SCD3764 REV A 6/2/98 Plainview NY (516) 694-6700
Pin Numbers & Functions
36 Pins — SOJ
Pin #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Function
A
0
A
1
A
2
A
3
A
4
CE
I/O
0
I/O
1
V
CC
V
SS
I/O
2
I/O
3
WE
A
5
A
6
A
7
A
8
A
9
Pin #
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
Function
NC
A
10
A
11
A
12
A
13
A
14
I/O
4
I/O
5
V
CC
V
SS
I/O
6
I/O
7
OE
A
15
A
16
A
17
A
18
NC
Package Outline "L2" — SOJ Package, 36 Leads
23.62 (.930)
23.37 (.920)
36
19
11.30 (.445)
11.05 (.435)
9.65 (.380)
9.14 (.360)
10.29 (.405)
10.03 (.395)
1
18
.69 MIN
(.027)
3.76 (.148) MAX
.43 +.10
-.05
TYP
+.004)
(.017 -.002)
.004 MAX
0.95
(.037)
1.27 TYP
(.050)
All dimensions in inches
Dimensions in millmeters mm
Dimensions in inches (.xxx)
Aeroflex Circuit Technology
5
SCD3764 REV A 6/2/98 Plainview NY (516) 694-6700
京公网安备 11010802033920号
EEWORLD
