EEWORLDEEWORLDEEWORLD

Part Number

Search

RSB3VM215225

Description
15A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector    terminals   
File Size166KB,3 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

RSB3VM215225 Overview

15A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

RSB3VM215225 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
Fastening methodSCREW
Manufacturer's serial numberRSB3
Installation typeBOARD
Number of layers1
Rows1
Number of channels2
Rated current15 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge14 AWG
Base Number Matches1
USB disk repair tool for SP2233 solution
On Friday, a colleague's USB flash drive was damaged. I checked it and it was SP2233 solution. I have its repair tool. I fixed it. Very good. I dare not keep it to myself. I will share it with you....
西门 Test/Measurement
[New version CH554 review DIY] Audio Tuner 3
1. According to the information of the new version of the development board, you need to install the driver first and use ISP to write. 2. In the initial process, the download was not successful accor...
北方 MCU
Summary of DSP's real clock system--Explained with TI's DSP TMS320F2812 as an example
Learn programming standards from TI code!!! In fact, it is quite important to understand the system clock system. The following is a brief summary of the key points of the application. 1. First of all...
灞波儿奔 DSP and ARM Processors
Cheap_Flash_FS Express Edition--Embedded NandFlash File System Source Code Download
Cheap_Flash_FS Express Edition--Embedded NandFlash File System Source Code Download This code has been developed by us and has been rigorously tested. The bad block management function includes a mana...
figureyang12345 stm32/stm8
lattice FPGA LFXP2-5E-6TN144C chip
I just bought a development board. There are real LVDS modules on both sides of the chip, and virtual LVDS modules on the upper and lower parts. But in actual operation, why is the voltage difference ...
whllieying FPGA/CPLD
Transplanting ucosII to AT91SAM7S64, the delay function is invalid after running
Transplanting ucosII to AT91SAM7S64, the delay function is invalid after running, please ask the master to make the clock beat valid...
l0700830216 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2484  1876  1550  731  1728  51  38  32  15  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号