W91350 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> W91350

W91350: DescriptionTelephone Circuit, CMOS, PDIP18; CategoryWireless rf/communication Telecom circuit; File Size194KB，16 Pages; ManufacturerWinbond Electronics Corporation; Websitehttp://www.winbond.com.tw

Download Datasheet Parametric Compare View All

W91350 Overview

Telephone Circuit, CMOS, PDIP18

W91350 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	not_compliant
crystal frequency	3.58 MHz
JESD-30 code	R-PDIP-T18
JESD-609 code	e0
Number of terminals	18
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP18,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	2/5.5 V
Certification status	Not Qualified
reserve	REPERTORY
Maximum slew rate	0.5 mA
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Base Number Matches	1

Preview

Download Datasheet

View All

W91350N SERIES

13-MEMORY TONE/PULSE DIALER WITH

HANDFREE AND HOLD FUNCTIONS

GENERAL DESCRIPTION

The W91350N series are tone/pluse switchable telephone dialers with thirteen memories, hold

function, and a handfree dialing control circuit. Fabricated using CMOS technology, the W91350N series

offer good performance in low-voltage and low-power applications.

FEATURES

•

DTMF/pulse switchable dialer

Two by 32-digit redial memory and save memory

Three by 16-digit one-touch direct repertory memory

Ten by 16-digit two-touch direct repertory memory

Cascaded dialing allowed, with unlimited dialing length

Pulse-to-tone (*/T) keypad for long distance call operation

Uses 5

5 keyboard

Easy operation with redial, flash, pause, and */T keypads

Pause, P→T (pulse-to-tone) can be stored as a digit in memory

Dialing rate (10 ppS or 20 ppS) is selectable by bonding option

On-hook debounce time: 150 msec.

Minimum tone output duration: 93 msec. (W91354AN: 87 mS)

Minimum intertone pause: 93 msec. (W91354AN: 87 mS)

Flash break time (73, 100, 300, 600 msec) selectable by keypad; pause time is 1.0 sec.

Make/break ratio (40:60 or 33.3:66.7) selectable by MODE pin

On-chip power-on reset

Uses 3.579545 MHz crystal or ceramic resonator

Packaged in 18 or 20-pin plastic DIP

The different dialers in the W91350N series are shown in the following table:

TYPE NO.

W91350N

W91352N

W91350AN

W91352AN

W91354AN

REPLACEMENT

TYPE NO.

W91350

W91351

W91352

W91350A

W91351A

W91352A

New type

600/300/73/100

Yes

600/300/73/100

Yes

PULSE

(ppS)

FLASH

(mS)

600/300/73/100

M/B

HANDFREE

DIALING

PACKAGE

(PINS)

Note: The W91354AN is for use in France only. The pause time is not added in pulse-to-tone function mode.

-1-

Publication Release Date: May 1997

Revision A2

W91350 Related Products

	W91350	W91350A	W91351	W91352	W91352A
Description	Telephone Circuit, CMOS, PDIP18	Telephone Circuit, CMOS, PDIP20	Telephone Circuit, CMOS, PDIP18	Telephone Circuit, CMOS, PDIP18	Telephone Circuit, CMOS, PDIP20
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
crystal frequency	3.58 MHz	3.58 MHz	3.58 MHz	3.58 MHz	3.58 MHz
JESD-30 code	R-PDIP-T18	R-PDIP-T20	R-PDIP-T18	R-PDIP-T18	R-PDIP-T20
JESD-609 code	e0	e0	e0	e0	e0
Number of terminals	18	20	18	18	20
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C
Minimum operating temperature	-20 °C	-20 °C	-20 °C	-20 °C	-20 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP	DIP	DIP	DIP
Encapsulate equivalent code	DIP18,.3	DIP20,.3	DIP18,.3	DIP18,.3	DIP20,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE
power supply	2/5.5 V	2/5.5 V	2/5.5 V	2/5.5 V	2/5.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
reserve	REPERTORY	REPERTORY	REPERTORY	REPERTORY	REPERTORY
Maximum slew rate	0.5 mA	0.5 mA	0.5 mA	0.5 mA	0.5 mA
surface mount	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Base Number Matches	1	1	1	1	1

Recommended Resources

GZ-600 argon arc welding machine circuit-01

Circuit 2 for synchronously controlling multiple motors with multiple frequency converters

Power supply circuit diagram with three levels of output voltage

RCC complete working circuit

Working circuit diagram of voltage regulator 5a

Optical coupling used in telephone security device circuit diagram

NXP IoT Module Review: [size=4]Thanks to the beautiful students of EEWORLD again for giving me the opportunity to participate in this evaluation of NXP IoT module. This NXP LPC54018 IoT Module provided by NXP is called NXP ...; freebsder NXP MCU

Why does the Rds(on) of a MOS tube become smaller when its Vgs is larger?: [font=楷体_GB2312][size=3]Why does the Rds(on) of a MOS tube decrease when the Vgs is large? Please give me some advice. Thanks. Vgs is the voltage drop between the gate and the source, and Rds(on) is t...; lixiaohai8211 Analog electronics

Why do we need synchronous design?: Asynchronous design may cause the following problems :wI made an FPGA design two years ago and it doesn't work now. Has anything changed in FPGAs themselves? -If an asynchronous design is used, there ...; eeleader FPGA/CPLD

Regarding the horizontal and vertical screen issues of CE!!! Urgent!!!: When I was developing the CE kernel, I chose the MOBILE HANDLE template and deleted the HELP and MOUSE components. The resulting kernel was in landscape mode, but I wanted a portrait mode. I saw that ...; yur2004 Embedded System

FET430uif is bricked: When I used the MSP430Flasher.exe software to download the program, the instructions were written incorrectly, so I upgraded the firmware, causing the device manager to now show Texas Instruments MSP-...; newnew20050601 Microcontroller MCU

What is the difference between simulation node pre-synthesis and pos-fitting?: What are the differences between the options of fiter? It seems that there is no all register, but there is all and register :post-fiter. What does this mean? What is the difference between pre-synthe...; tianma123 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components