EEWORLDEEWORLDEEWORLD

Part Number

Search

BCW61DL99Z

Description
Small Signal Bipolar Transistor, 0.1A I(C), 32V V(BR)CEO, 1-Element, PNP, Silicon
CategoryDiscrete semiconductor    The transistor   
File Size100KB,4 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

BCW61DL99Z Overview

Small Signal Bipolar Transistor, 0.1A I(C), 32V V(BR)CEO, 1-Element, PNP, Silicon

BCW61DL99Z Parametric

Parameter NameAttribute value
package instructionSMALL OUTLINE, R-PDSO-G3
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum collector current (IC)0.1 A
Collector-emitter maximum voltage32 V
ConfigurationSINGLE
Minimum DC current gain (hFE)100
JESD-30 codeR-PDSO-G3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Polarity/channel typePNP
Certification statusNot Qualified
surface mountYES
Terminal formGULL WING
Terminal locationDUAL
Transistor component materialsSILICON
Maximum off time (toff)800 ns
Maximum opening time (tons)150 ns
Base Number Matches1


     


%'
  





    

 



   



° 

  












!







 







 



  







 





" # 



%

  #  

 








&
 




$
°
•



 

  

 



BCW61DL99Z Related Products

BCW61DL99Z BCW61CD87Z BCW61CS62Z BCW61CL99Z BCW61DD87Z BCW61DS62Z
Description Small Signal Bipolar Transistor, 0.1A I(C), 32V V(BR)CEO, 1-Element, PNP, Silicon Small Signal Bipolar Transistor, 0.1A I(C), 32V V(BR)CEO, 1-Element, PNP, Silicon Small Signal Bipolar Transistor, 0.1A I(C), 32V V(BR)CEO, 1-Element, PNP, Silicon Small Signal Bipolar Transistor, 0.1A I(C), 32V V(BR)CEO, 1-Element, PNP, Silicon Small Signal Bipolar Transistor, 0.1A I(C), 32V V(BR)CEO, 1-Element, PNP, Silicon Small Signal Bipolar Transistor, 0.1A I(C), 32V V(BR)CEO, 1-Element, PNP, Silicon
package instruction SMALL OUTLINE, R-PDSO-G3 SMALL OUTLINE, R-PDSO-G3 SMALL OUTLINE, R-PDSO-G3 SMALL OUTLINE, R-PDSO-G3 SMALL OUTLINE, R-PDSO-G3 SMALL OUTLINE, R-PDSO-G3
Reach Compliance Code unknown unknown unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Maximum collector current (IC) 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A
Collector-emitter maximum voltage 32 V 32 V 32 V 32 V 32 V 32 V
Configuration SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE
Minimum DC current gain (hFE) 100 100 100 100 100 100
JESD-30 code R-PDSO-G3 R-PDSO-G3 R-PDSO-G3 R-PDSO-G3 R-PDSO-G3 R-PDSO-G3
Number of components 1 1 1 1 1 1
Number of terminals 3 3 3 3 3 3
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Polarity/channel type PNP PNP PNP PNP PNP PNP
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
surface mount YES YES YES YES YES YES
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Transistor component materials SILICON SILICON SILICON SILICON SILICON SILICON
Maximum off time (toff) 800 ns 800 ns 800 ns 800 ns 800 ns 800 ns
Maximum opening time (tons) 150 ns 150 ns 150 ns 150 ns 150 ns 150 ns
Maker - - Fairchild Fairchild Fairchild Fairchild
The 07 National Competition is over. What are your thoughts?
[i=s]This post was last edited by paulhyde on 2014-9-15 09:51[/i] The national competition is over. If you have any ideas, please come and share them! Let me talk about myself first. I learned a lot i...
open82977352 Electronics Design Contest
Wince (evc) can bus communication SPI MCP2510
I have been studying the following code for two weeks, and there are still a few things I don't understand. I hope you can give me some advice. The two parts of the code are the sending button and the...
wingslee Embedded System
Problems with frequency multiplication of PLL core simulated using modelsim-altera
[font=微软雅黑]Using modelsim-altera to simulate the frequency multiplication of a PLL core, sometimes the output is normal, sometimes the frequency multiplication is not achieved, and sometimes there is ...
通通 FPGA/CPLD
Application technology of POWERPCB in printed circuit board design
Application technology of POWERPCB in printed circuit board design【Source: SMT Expert Network】【Author: admin】【Time: 2005-12-27 9:11:15】【Click: 1211】Printed circuit board (PCB) is the support for circu...
fighting Analog electronics
EWAVR+4[1].10 Chinese manual
The official user manual is suitable for IAR beginners....
linjingui Embedded System
Mobile Phone RF Design Skills (I)
Mobile Phone RF Design Skills (I) Professional 28 Questions and Answers...
feifei PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 52  566  2307  347  254  2  12  47  7  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号