BU-65171F1-100 datasheet, PDF - EEWORLD Datasheet

BU-65171F1-100: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP70, CERAMIC, FP-70; CategoryThe embedded processor and controller Microcontrollers and processors; File Size113KB，3 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65171F1-100 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP70, CERAMIC, FP-70

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DFP
package instruction	DFP,
Contacts	70
Reach Compliance Code	compliant
Other features	ADDITIONAL POWER SUPPLY +/-15V+/-5%
Address bus width	16
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CDFP-F70
JESD-609 code	e0
Number of DMA channels
Number of I/O lines
Number of serial I/Os	2
Number of terminals	70
On-chip data RAM width	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
RAM (number of words)	4000
Maximum seat height	5.46 mm
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Have you designed something today? Come and join the WEBENCH Design Contest!: [b]WEBENCH simplifies the design. When designing a switching power supply, you only need to enter the requirements (conditions) to obtain a full set of design data, which is undoubtedly a blessing for...; qwqwqw2088 Analogue and Mixed Signal

Timer_A delay time problem: void TimerInit(void) { BCSCTL1 = CALBC1_8MHZ; DCOCTL = CALDCO_8MHZ; CCR0 = 1000; TACTL = TASSEL_1 + MC_1 + TACLR; // ACLK, upmode while (TAR != countCycle); } Please tell me how to select ACLK as the ...; back2001 Microcontroller MCU

[Help] Problems with ADC12 conversion of MSP430: I am a novice, just learning to use msp430. I use adc12 for data acquisition. I think the problem may be the use of the MSC bit in ADC12CTL0. When using single-channel continuous acquisition mode with...; ufo2007 Microcontroller MCU

WEBENCH Design Guide: Step 1: Log in to ti.com.cn, find the WEBENCH design interface, enter the required electrical parameters, and click "Start Design" to enter the design page. Step 2: Log in to the TI WEBENCH design pag...; EEWORLD社区 Analogue and Mixed Signal

SDRAM read and write problems: In the sdram read and write test, I referred to the privileged classmate's program. In the data_gen module: reg wr_done; //All data written to sdram completion flag always @(posedge clk or negedge rst...; ole007 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components