BC560P datasheet, PDF - EEWORLD Datasheet

BC560P: DescriptionSmall Signal Bipolar Transistor, 0.2A I(C), 45V V(BR)CEO, 1-Element, PNP, Silicon, TO-92 STYLE, E-LINE PACKAGE-3; CategoryDiscrete semiconductor The transistor; File Size35KB，1 Pages; ManufacturerZetex Semiconductors; Websitehttp://www.zetex.com/

Download Datasheet Parametric View All

BC560P Overview

Small Signal Bipolar Transistor, 0.2A I(C), 45V V(BR)CEO, 1-Element, PNP, Silicon, TO-92 STYLE, E-LINE PACKAGE-3

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	IN-LINE, R-PSIP-W3
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	LOW NOISE
Maximum collector current (IC)	0.2 A
Collector-emitter maximum voltage	45 V
Configuration	SINGLE
Minimum DC current gain (hFE)	110
JESD-30 code	R-PSIP-W3
JESD-609 code	e0
Number of components	1
Number of terminals	3
Maximum operating temperature	200 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	235
Polarity/channel type	PNP
Maximum power dissipation(Abs)	0.5 W
Certification status	Not Qualified
Guideline	CECC
surface mount	NO
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	WIRE
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
transistor applications	AMPLIFIER
Transistor component materials	SILICON
Nominal transition frequency (fT)	300 MHz
VCEsat-Max	0.25 V
Base Number Matches	1

[CubeSuite+] When opening an existing .mtpj file for compilation, an illegal path is prompted: I have been tinkering with this for over a week and still can't solve it. Please help me....; 阿拉纳克 Renesas Electronics MCUs

Robot production information: Very detailed robot production information [[i] This post was last edited by lhfplc on 2009-4-23 22:50 [/i]]...; lhfplc Robotics Development

[FPGA basic technical issues] How to constrain pins: nPin constraints are usually determined early in the design process to ensure that the design of the circuit board is carried out in parallel. nFor high-speed designs, complex designs, and designs wit...; eeleader FPGA/CPLD

How to design a coil suitable for a specific sensing distance: WEBENCH is an engineering design tool that engineers love. Engineers only need to enter the input and output parameters of the system they want to design, and the tool will give multiple recommended s...; qwqwqw2088 Analogue and Mixed Signal

Question about tim2 count update: I want to use tim2 as the timeout for serial communication. My settings are as followsTIM_TimeBaseStructure.TIM_Period= 100; //10msTIM_TimeBaseStructure.TIM_Prescaler = 7199;TIM_TimeBaseStructure.TIM_...; goldluchao stm32/stm8

SINM900A module problem: Urgent help. Has anyone used the sim900A module? Currently, I only have a hardware design manual and an AT instruction set. It seems that a software design manual is needed. If any of my friends have ...; baixichi Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components