BZV55-B18T/R datasheet, PDF - EEWORLD Datasheet

BZV55-B18T/R: DescriptionZener Diode, 18V V(Z), 2%, 0.5W,; CategoryDiscrete semiconductor diode; File Size348KB，7 Pages; ManufacturerPhilips Semiconductors (NXP Semiconductors N.V.); Websitehttps://www.nxp.com/; Environmental Compliance

Download Datasheet Parametric View All

BZV55-B18T/R Overview

Zener Diode, 18V V(Z), 2%, 0.5W,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
ECCN code	EAR99
Configuration	SINGLE
Diode type	ZENER DIODE
Maximum dynamic impedance	45 Ω
JESD-609 code	e3
Number of components	1
Maximum operating temperature	200 °C
Maximum power dissipation	0.5 W
Nominal reference voltage	18 V
surface mount	YES
Terminal surface	Matte Tin (Sn)
Maximum voltage tolerance	2%
Working test current	5 mA
Base Number Matches	1

Pingtouge recommends adding a keyword input matching function when selecting tags for blog posts: When I was posting a blog, I could only select tags with the mouse, and the webpage would go blank when I typed keywords on the keyboard. I began to suspect that it was a browser problem, so I switche...; littleshrimp Domestic Chip Exchange

Some algorithmic problems of fpga divider: Friends who have been learning FPGA for a while, do you have better ideas for divider design? At present, my ideas are limited to [color=red]shift -> compare -> subtract[/color], and I hope friends wi...; xuhongming FPGA/CPLD

Does anyone have the program for the 89C2051 electronic clock?: Thank you, if anyone has this program, please give me some advice. If you found it on a website, please leave the URL. Thank you....; god 51mcu

Weak signal detection circuit analysis, ultrasonic detection: Please analyze this circuit. The signal path is as follows: Ultrasonic signal (very small amplitude, a few millivolts to tens of millivolts) enters from the probe -----> C22 isolates the DC component ...; gaoyang9992006 Analog electronics

Synchronous Dual-Port RAM Module Example: Synchronous dual-port RAM module, you can understand how it works by looking at the parameters, so I will not say more, you can directly copy it to your own project for use. // synthesis verilog_input...; eeleader FPGA/CPLD

Can moderators add prestige and core coins to themselves?: Very curious...; bigcha Suggestions & Announcements

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components