BZV24/C1031/90 datasheet, PDF - EEWORLD Datasheet

BZV24/C1031/90: DescriptionMains Power Connector, 10A, 250VAC, Male; CategoryThe connector The connector; File Size79KB，1 Pages; ManufacturerBULGIN; Websitehttp://www.bulgin.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

BZV24/C1031/90 Overview

Mains Power Connector, 10A, 250VAC, Male

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Connector type	MAINS POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
Coupling type	SNAP
DIN compliance	NO
IEC compliance	NO
MIL compliance	NO
Power Connector Ratings	10A, 250VAC
Manufacturer's serial number	BZV
Installation type	PANEL
Total number of contacts	3
Base Number Matches	1

Embedded: I heard that embedded systems are very popular recently... But I still don't know what embedded systems are for? It seems that there are ARM and Linux directions, etc. If I want to get involved in thi...; lindandaixu ARM Technology

MOJO V3 ISE Engineering: ISE newly built MOJO V3 projectStep 1: Launch ISEStep 2: Create a new projectStep 3: Create a new fileStep 4: SynthesisStep 5: Set the pins and save them casually, and then modify the UCF fileAfter ed...; xutong FPGA/CPLD

Beaglebone peripheral circuit design driver code modification: Modified according to TI Android ICS 4.0.3 DevKitV3.0.1 AM335x EMV-SK Sources. [b]1 Modify to support the user indicator light on beaglebone:[/b] Modified source code location: [color=#000][font=Helve...; 523335234 DSP and ARM Processors

Let's take a look at the operation panel of the old inverter: As shown in the figure below, the main control chip in this operation board is STC89LE52, and the communication with the device is in the form of a serial port. In order to ensure the reliability of c...; wugx 51mcu

Tips for Improving Timing and FPGA Resource Utilization: 1. If a signal is generated by multiple signals through complex combinational logic and timing logic, then the combinational logic should be evenly distributed in front of each reg variable. It should...; eeleader FPGA/CPLD

Using TI DLP technology to drive structured light systems for bin picking accuracy: In industrial environments, parts of different shapes, sizes, materials, and optical properties (such as reflectance, absorption, etc.) need to be processed every day. These parts must be picked and p...; alan000345 TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components