BZV03/A0611/91 datasheet, PDF - EEWORLD Datasheet

BZV03/A0611/91: DescriptionMains Power Connector, 6A, 250VAC, Male; CategoryThe connector The connector; File Size631KB，1 Pages; ManufacturerBULGIN; Websitehttp://www.bulgin.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

BZV03/A0611/91 Overview

Mains Power Connector, 6A, 250VAC, Male

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Connector type	MAINS POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
Coupling type	SNAP
DIN compliance	NO
IEC compliance	NO
MIL compliance	NO
Power Connector Ratings	6A, 250VAC
Manufacturer's serial number	BZV
Installation type	PANEL
Options	GENERAL PURPOSE
Total number of contacts	3
Base Number Matches	1

usbkey: Engaged in professional cos development work, familiar with the working principles of various cos, willing to undertake the following work for a long time: 1. Develop various USB dongles and USBkey de...; cclccl985 Embedded System

Save and restore BIOS parameters: Save and restore BIOS parameters The so-called system settings refer to the hardware device information that users can select and install. Usually, it must be recorded in some form so that when the sy...; wo2000ailuo PCB Design

Why does 2450 eboot crash when downloading NK DNW0.6 over 40M?: As the title says. It is normal to download NK of more than 20M. If I download 40M, the progress bar of DNW will stop after two-thirds of the download. Here are some printed information: _OEMPlatformI...; zhanghuiyang Embedded System

[FPGA warning message] No load capacitance is specified for output management: Warning: Found xx output pins without output pin load capacitance assignment Reason: No load capacitance is assigned to the output pin Solution: This function is used to estimate TCO and power consump...; eeleader FPGA/CPLD

About LVDS Levels in FPGA: I use AD9230, which outputs LVDS level. I connect its data to FPGA. For example, the AD data line is: AD0+ to AD12+ and AD0- to AD12-. How to process this data in FPGA? Is it to subtract the positive ...; dahaotile FPGA/CPLD

Timer A in ADC is used as sampling trigger source: Why can't I enter the ADC interrupt when using timer A as the trigger source?#includemsp430x14x.h #define M 4 static unsigned int index = 0 ;unsigned int results[M]; void ADC12_Init ( void ) ;void UAR...; Lucky_Hu Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components