CY7C1382F-200AXI datasheet, PDF

Datasheet> All Categories > storage> storage> CY7C1382F-200AXI

CY7C1382F-200AXI: DescriptionCache SRAM, 1MX18, 3ns, CMOS, PQFP100, 20 X 14 MM, 1.4 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100; Categorystorage storage; File Size1MB，34 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric View All

CY7C1382F-200AXI Overview

Cache SRAM, 1MX18, 3ns, CMOS, PQFP100, 20 X 14 MM, 1.4 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, TQFP-100

CY7C1382F-200AXI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Parts packaging code	QFP
package instruction	LQFP, QFP100,.63X.87
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	3 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	22 mm
memory density	18874368 bit
Memory IC Type	CACHE SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1MX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.07 A
Minimum standby current	3.14 V
Maximum slew rate	0.3 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	16 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CY7C1380D, CY7C1382D

CY7C1380F, CY7C1382F

18-Mbit (512K x 36/1M x 18)

Pipelined SRAM

Features

■

Functional Description

The

CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F

[1]

SRAM integrates 524,288 x 36 and 1,048,576 x 18 SRAM cells

with advanced synchronous peripheral circuitry and a two-bit

counter for internal burst operation. All synchronous inputs are

gated by registers controlled by a positive edge triggered clock

input (CLK). The synchronous inputs include all addresses, all

data inputs, address-pipelining chip enable (CE

depth-expansion chip enables (CE

and CE

3 [2]

), burst control

inputs (ADSC, ADSP, and ADV), write enables (BW

, and BWE),

and global write (GW). Asynchronous inputs include the output

enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of

clock when address strobe processor (ADSP) or address strobe

controller (ADSC) are active. Subsequent burst addresses can

be internally generated as they are controlled by the advance pin

(ADV).

Address, data inputs, and write controls are registered on-chip

to initiate a self-timed write cycle.This part supports byte write

operations (see

Table 1

on page 6 and

“Truth Table”

on page 10

for further details). Write cycles can be one to two or four bytes

wide as controlled by the byte write control inputs. GW when

active LOW causes all bytes to be written.

The

CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F

operates from a +3.3V core power supply while all outputs

operate with a +2.5 or +3.3V power supply. All inputs and outputs

are JEDEC-standard and JESD8-5-compatible.

Supports bus operation up to 250 MHz

Available speed grades are 250, 200, and 167 MHz

Registered inputs and outputs for pipelined operation

3.3V core power supply

2.5V or 3.3V I/O power supply

Fast clock-to-output times

❐

2.6 ns (for 250 MHz device)

Provides high performance 3-1-1-1 access rate

User selectable burst counter supporting Intel Pentium

inter-

leaved or linear burst sequences

Separate processor and controller address strobes

Synchronous self-timed write

Asynchronous output enable

Single cycle chip deselect

CY7C1380D/CY7C1382D is available in JEDEC-standard

Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA

package; CY7C1380F/CY7C1382F is available in

JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non

Pb-free 119-ball BGA and 165-ball FBGA package

IEEE 1149.1 JTAG-Compatible Boundary Scan

ZZ sleep mode option

■

Selection Guide

Description

Maximum Access Time

Maximum Operating Current

Maximum CMOS Standby Current

250 MHz

2.6

350

200 MHz

3.0

300

167 MHz

3.4

275

Unit

Notes

1. For best practices or recommendations, please refer to the Cypress application note AN1064,

SRAM System Design Guidelines

www.cypress.com.

2. CE

are for TQFP and 165 FBGA packages only. 119 BGA is offered only in 1 chip enable.

Cypress Semiconductor Corporation

Document #: 38-05543 Rev. *F

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised January 12, 2009

[+] Feedback

Recommended Resources

Local oscillator circuit of heterodyne radio

DC servo constant current power amplifier 02

Liquid level monitor circuit diagram

Two-color simple music lantern controller circuit

MAX873, 875, 876 typical application circuit diagram a

Controllable inverter circuit

Piezoelectric Accelerometer: I want the sensor shown in Figure 1 below, and the parameter index is shown in Figure 2. The power supply should be +-3.3V, and the frequency response should be up to 10K. If you have used or produced...; qq849682862 Industrial Control Electronics

Design of CCD camera dimming photoelectric control system based on MSP430 single chip microcomputer: [p=30, null, left][font=宋体][font=Verdana][color=#000000][b]This paper describes an automatic/semi-automatic selectable dimming photoelectric control system which uses a phototransistor as a detection ...; Jacktang Microcontroller MCU

Can I apply for the position of LED electronic design engineer?: [align=left][size=4][font=宋体]I graduated from a third-tier college in 2013, majoring in electronic information engineering. I am a little confused about my job now, and would like to ask you for advic...; a2656693 Talking about work

How to play continuous PCM segments using the waveout series of functions: There is a library, which sends me the PCM data of a sentence in multiple times through the callback function; I save the PCM data into a file and then play it, which is OK; I want to play it in real ...; ahaoahao Embedded System

A Complete Explanation of Soft Switching Technology of Switching Power Supply: Basic Concepts of Soft Switching...; 木犯001号 Power technology

The New Year is coming soon. What activities and benefits are there in the forum? Is there a year-end bonus? Haha: The New Year is coming soon. What activities and benefits are there in the forum? Is there a year-end bonus? Haha...; QWE4562009 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components