CC127Z-A2BE45-FREQHQ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> CC127Z-A2BE45-FREQHQ

CC127Z-A2BE45-FREQHQ: DescriptionHCMOS/LSTTL Output Clock Oscillator, 9.6MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-4; CategoryPassive components oscillator; File Size702KB，1 Pages; ManufacturerCardinal Components; Environmental Compliance

Download Datasheet Parametric View All

CC127Z-A2BE45-FREQHQ Overview

HCMOS/LSTTL Output Clock Oscillator, 9.6MHz Min, 32MHz Max, ROHS COMPLIANT PACKAGE-4

CC127Z-A2BE45-FREQHQ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Other features	TAPE AND REEL
Maximum control voltage	4.5 V
Minimum control voltage	0.5 V
maximum descent time	10 ns
Frequency Adjustment - Mechanical	YES
Frequency offset/pull rate	30 ppm
frequency stability	10%
linearity	15%
Manufacturer's serial number	CC127
Installation features	SURFACE MOUNT
Maximum operating frequency	32 MHz
Minimum operating frequency	9.6 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
Oscillator type	HCMOS/LSTTL
Output load	10 LS TTL, 15 pF
physical size	11.4mm x 9.6mm x 2.5mm
longest rise time	10 ns
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	45/55 %
Base Number Matches	1

Preview

Download Datasheet

View All

CARDINAL COMPONENTS

Surface Mount VCXO

• Various stability options

Series CC127

Part Numbering Example: CC127 L Z - A2 B2 45 - 22.5792 A P

CC127

22.5792

VOLTAGE PACKAGING OPTIONS OPERATING TEMP.

SERIES

CC127 Blank = 5V Blank = Bulk

A2 = -10°C ~ +60°C

Z = Tape and Reel

A5 = -20°C ~ +70°C

L = 3.3V

A6 = 0°C ~ +70°C

A7 = -40°C ~ +85°C

A9 = 0°C ~ +50°C

AA = -10°C ~ +70°C

AF = 0°C ~ +60°C

STABILITY

SYMMETRY FREQUENCY PULL RANGE LINEARITY

B7 = ±30 ppm Blank = 40/60%

A = ±50 ppm

Blank = ±20%

BC = ±15

H = ±30 ppm

= ±15%

45 = 45/55%

ppm

K = ±20 ppm

= ±10%

BD = ±20

L = ±10 ppm

ppm

BE = ±10 ppm

BP = ±50 ppm

Specifications:

Frequency Range:

9.600 MHz to 32.000 MHz

ppm

+3.0 VDC ±5%

Available Stability Options:

±50

±30

±20

±15

±10

Output Series:

Input Voltage:

Frequency Tuning Range:

CC127

HCMOS/TTL

+5.0 VDC ±5%,

±10

±30

±50

±15

±20

ppm

Min.

+3.3 VDC, ±1.65 VDC, ±1.35 VDC,

External Control Voltage:

Linearity:

+2.5 VDC, ±2.0 VDC,

±20%

±15%

±10%

Output Voltage:

TTL V

=0.4 V Max.

TTL V

=2.4 V Min.

HCMOS V

=10%V

V Max.

HCMOS V

=90%V

V Min.

0°C to +70°C

-10°C to +70°C

-20°C to +70°C

-40°C to +85°C

10 LS TTL, 15 pf HCMOS

80 mA

10 ns

40/60%

45/55%

10 ms

-40°C to +85°C

Tape and Reel (1K per Reel)

Operating Temperature

Output Load:

Maximum Input Current:

Maximum Rise/Fall Time:

Duty Cycle:

Max. Start-Up Time:

Storage Temperature:

Packaging:

155 Route 46 West

Wayne, NJ 07470

Rev:

V-090414-13

Cardinal Components, Inc.

V-3

TEL:

(973)785-1333

E-MAIL: sales@cardinalxtal.com

WEB: http://www.cardinalxtal.com

Recommended Resources

AD574A Unipolar and Bipolar Input Circuita

Current-frequency conversion circuit

Circulating cooling water automatic control circuit

Triangle gas water heater circuit diagram

proximity sensor circuit

555 high voltage delay turn-on circuit

How to use FPGA to collect 128KB, 16-bit data?: The input is an analog signal. I found that the built-in ADC of some FPGAs is 12bit, which does not meet the requirements. Can I only input it into the ADC first and then use the FPGA to collect it? W...; SsvepX FPGA/CPLD

TM4C129x development board about reading MX66L51235F EEPROM: During use, the official API (mx66l51235f.h) is called directly, but the configuration fails during the initialization of MX66L51235FInit(ui32SysClock); and it always stays in the Reset_handler sectio...; LLj Microcontroller MCU

Can both crystal radios and operational amplifiers detect RF signals?: Both crystal radios and op amps can detect RF signals? Is that correct?...; 雨中 ADI Reference Circuit

WeChat group voice Q&A at 2pm: Vicor power experts answer netizens' power design questions: [align=left][b]Origin of the event:[/b]This Q&A session is an Easter egg after the end of Vicor's theme event "[url=https://www.eeworld.com.cn/huodong/Vicor_PowerAverage_20190318/index.html]Power Supp...; EEWORLD社区 Power technology

What should I do with the unused I/O pins and clock input pins of the FPGA?: What should I do with the unused I/O pins and clock input pins of the FPGA?There are usually several solutions: 1. Leave it floating, but if it is CMOS level, the above processing method is not recomm...; eeleader FPGA/CPLD

Puzzled!: I am using the learning version of F449. I turned off the DC generator (SCG0=1) and FLL+ stopped working. I also turned off (XT2OFF=0), and MCLK did not select LFXT1CLK (i.e.: FLL_CTL1=0x54). Why can ...; tjhm Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components