C-13-DFB-R-SLCHI-GR datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Optical fiber> C-13-DFB-R-SLCHI-GR

C-13-DFB-R-SLCHI-GR: DescriptionDFB Laser Module Emitter, 1295nm Min, 1325nm Max, LC/PC Connector, ROHS COMPLIANT, HEAREMATICAL SEALED PACKAGE-4; CategoryWireless rf/communication Optical fiber; File Size747KB，6 Pages; ManufacturerSource Photonics; Environmental Compliance

Download Datasheet Parametric View All

C-13-DFB-R-SLCHI-GR Overview

DFB Laser Module Emitter, 1295nm Min, 1325nm Max, LC/PC Connector, ROHS COMPLIANT, HEAREMATICAL SEALED PACKAGE-4

C-13-DFB-R-SLCHI-GR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Built-in features	MONITOR PHOTODIODE
Communication standards	GR-468
Connection Type	LC/PC CONNECTOR
maximum descent time	0.3 ns
Fiber optic equipment types	DFB LASER MODULE EMITTER
Fiber type	9/125, SMF
Number of channels	2
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum operating wavelength	1325 nm
Minimum operating wavelength	1295 nm
Nominal operating wavelength	1310 nm
Rise Time	0.3 ns
Spectral width	0.8 nm
Maximum supply voltage	1.5 V
Nominal supply voltage	1.2 V
Minimum threshold current	10 mA
Transmission type	DIGITAL
Base Number Matches	1

Preview

Download Datasheet

View All

1310nm MQW-DFB Laser Diode Module

C-13-DFB-XX-SXXXX/XXX-X-XX

Features

• Un-cooled laser diode with MQW structure

• High temperature operation without active cooling

• Hermetically sealed active component

• Built-in InGaAs monitor photodiode

• Complies with Telcordia Technologies GR-468-CORE

• Single frequency operation with high SMSR

• TOSA

• FC/ST/SC receptacle package with 2-hole ﬂange

• Fiber pigtailed with optional FC/ST/SC/MU/LC connector

• Design for ﬁber optic networks

• RoHS Compliant available

Absolute Maximum Ratings (Tc=25ºC)

Parameter

Fiber Output Power L/M/H/2

LD Reverse Voltage

PD Reverse Voltage

PD Forward Current

Operating Temperature

Storage Temperature

Symbol

RLD

RPD

FPD

opr

stg

Rating

1(L)/1.5(M)/2.5(H)/3(2)

2.0

0 ~+70

-40 ~+85

Unit

ºC

(All optical data refer to a coupled 9/125µm SM ﬁber)

Optical and Electrical Characteristics (Tc=25ºC)

Parameter

Threshold Current

Fiber Output Power

Peak Wavelength

Spectral Width (-20 dB)

Side mode Suppression Ratio

Forward Voltage

Rise/Fall Time

Tracking Error

PD Monitor Current

PD Dark Current

PD Capacitance

Symbol

Min

0.2

Typ

1.6

2.5

1310

1.2

Max

0.5

1325

0.8

1.5

0.3

1.5

0.1

Unit

Test Conditions

0.5

CW,I

+20mA, kink free

∆λ

/ t

∆P

DARK

1295

µA

CW, P

(Min)

CW, P

(Min)

CW, P

(Min),0~70ºC

CW, P

(Min)

Ibias=Ith,10~90%

Lead length=1mm

APC, 0~70ºC

CW, P

(Min), V

RPD

=2V

RPD

=5V

RPD

=5V

-1.5

100

Note: 1.Pin assignment can be customized.

2.Speciﬁcations subject to change without notice.

LUMINENTOIC.COM

20550 Nordhoff St. • Chatsworth, CA 91311 • tel: 818.773.9044 • fax: 818.576.9486

9F, No 81, Shui Lee Rd. • Hsinchu, Taiwan, R.O.C. • tel: 886.3.5169222 • fax: 886.3.5169213

LUMNDS535-NOV0305

rev. A.1

Recommended Resources

External memory circuit of Hisense KFR-25GW-06BP inverter air conditioner indoor unit microprocessor

Bad books do not bind circuits

Angel JD-26TK warm water dispenser circuit diagram

Automatic water pumping device circuit diagram

Imitation SRS processor circuit

555 water-saving infrared automatic switch faucet circuit

vxworks novice exchange group: I am still learning and I feel that my progress is slow. Create a group: 146575145 I hope we can communicate and make progress together. I also hope veterans will give me some advice. Thank you....; sukha1988 Real-time operating system RTOS

Graphical explanation of analog ground and digital ground: Why should analog ground and digital ground have their own independent loops? They are all grounds, why do they need to be separated? Link's level is very low, and I often ask some low-level questions...; 牛默默 Analog electronics

Wince 5.0 real machine debugging issues: When I was debugging using Zhen, I hit a breakpoint in the program, but the breakpoint didn't work. Later, I was able to debug using other colleagues' computers. It should be a problem of my VS still ...; guijinwen Embedded System

FPGA Power Estimation: [p=28, null, left][color=rgb(46, 46, 46)][font=微软雅黑,]We often receive calls from engineers asking about the power consumption of the selected FPGA or SOC and whether there are typical values. In fact,...; chenzhufly FPGA/CPLD

How to design addition and subtraction pulses?: I am a novice and want to use vhdl to implement an add-subtract pulse controller. The specific function is that if there is a "add" signal, a pulse is added to the local clock pulse, and if there is a...; amsams FPGA/CPLD

I found someone doing a topic on op amps. To help me learn, please support the op amp information in the forum.: Hurry up, there is strength in numbers, and we should strike while the iron is hot. Let's take all the information about op amps and study them as a special topic on op amps. I think this will be very...; 小娜 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components