NAND08GW3B4CZL6E datasheet, PDF

Datasheet> All Categories > storage> storage> NAND08GW3B4CZL6E

NAND08GW3B4CZL6E: Description512M X 8 FLASH 3V PROM, 25000 ns, PDSO48; Categorystorage storage; File Size2MB，69 Pages; ManufacturerNumonyx ( Micron ); Websitehttps://www.micron.com; Environmental Compliance

Download Datasheet Parametric View All

NAND08GW3B4CZL6E Overview

512M X 8 FLASH 3V PROM, 25000 ns, PDSO48

NAND08GW3B4CZL6E Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Numonyx ( Micron )
Parts packaging code	LGA
package instruction	VBGA, LGA52(UNSPEC)
Contacts	52
Reach Compliance Code	unknow
ECCN code	3A991.B.1.A
Maximum access time	25000 ns
command user interface	YES
Data polling	NO
JESD-30 code	R-PBGA-B52
length	17 mm
memory density	8589934592 bi
Memory IC Type	FLASH
memory width	8
Number of functions	1
Number of departments/size	8K
Number of terminals	52
word count	1073741824 words
character code	1000000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1GX8
Package body material	PLASTIC/EPOXY
encapsulated code	VBGA
Encapsulate equivalent code	LGA52(UNSPEC)
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE
page size	2K words
Parallel/Serial	PARALLEL
power supply	3/3.3 V
Programming voltage	3 V
Certification status	Not Qualified
ready/busy	YES
Maximum seat height	0.65 mm
Department size	128K
Maximum standby current	0.00005 A
Maximum slew rate	0.03 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
switch bit	NO
type	SLC NAND TYPE
width	12 mm

Preview

Download Datasheet

View All

NAND04G-B2D, NAND08G-BxC

4 Gbit, 8 Gbit, 2112 byte/1056 word page

multiplane architecture, 1.8 V or 3 V, NAND Flash memories

Preliminary Data

Features

■

High density NAND Flash Memory

– Up to 8 Gbit memory array

– Cost-effective solution for mass storage

applications

NAND interface

– x8 or 16x bus width

– Multiplexed address/data

Supply voltage: 1.8 V or 3.0 V device

Page size

– x8 device: (2048 + 64 spare) bytes

– x16 device: (1024 + 32 spare) words

Block size

– x8 device: (128K + 4 K spare) bytes

– x16 device: (64K + 2 K spare) words

Multiplane architecture

– Array split into two independent planes

– Program/erase operations can be

performed on both planes at the same time

Page read/program

– Random access: 25 µs (max)

– Sequential access: 25 ns (min)

– Page program time: 200 µs (typ)

– Multiplane page program time (2 pages):

200 µs (typ)

Copy back program with automatic error

detection code (EDC)

Cache read mode

Fast block erase

– Block erase time: 1.5 ms (typ)

– Multiblock erase time (2 blocks):

1.5 ms (typ)

Status Register

Electronic signature

Chip Enable ‘don’t care’

Serial number option

NAND08G-BxC

TSOP48 12 x 20 mm (N)

LGA

■

LGA52 12 x 17 mm (ZL)

■

Data protection:

– Hardware program/erase disabled during

power transitions

– Non-volatile protection option

ONFI 1.0 compliant command set

Data integrity

– 100 000 program/erase cycles (with ECC

(error correction code))

– 10 years data retention

ECOPACK

packages

Device Summary

Part number

NAND04GR3B2D

■

Table 1.

Reference

■

NAND04G-B2D

NAND04GW3B2D

NAND04GR4B2D

(1)

NAND04GW4B2D

(1)

NAND08GR3B2C,

NAND08GW3B2C

NAND08GR4B2C

(1)

NAND08GW4B2C

(1)

NAND08GR3B4C

NAND08GW3B4C

■

1. x16 organization only available for MCP products.

December 2007

Rev 3

1/69

www.numonyx.com

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to

change without notice.

Contents

NAND04G-B2D, NAND08G-BxC

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Memory array organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

3.1

3.2

3.3

3.4

3.5

3.6

3.7

3.8

3.9

3.10

3.11

Inputs/outputs (I/O0-I/O7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Inputs/Outputs (I/O8-I/O15) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Address Latch Enable (AL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Command Latch Enable (CL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Chip Enable (E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Read Enable (R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Write Enable (W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Write Protect (WP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Ready/Busy (RB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

4.1

4.2

4.3

4.4

4.5

4.6

Command input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Address input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Data output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Write protect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Standby . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Command set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Device operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

6.1

Read memory array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

6.1.1

6.1.2

Random read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Page read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

6.2

Cache read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

2/69

NAND04G-B2D, NAND08G-BxC

Contents

6.3

Page program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

6.3.1

6.3.2

Sequential input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Random data input in page . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

6.4

6.5

6.6

6.7

6.8

6.9

6.10

6.11

Multiplane page program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Copy back program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Multiplane copy back program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Block erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Multiplane block erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Error detection code (EDC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Read Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

6.11.1

6.11.2

6.11.3

6.11.4

6.11.5

Write protection bit (SR7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

P/E/R Controller and cache ready/busy bit (SR6) . . . . . . . . . . . . . . . . . 34

P/E/R Controller bit (SR5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Error bit (SR0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

SR4, SR3, SR2 and SR1 are reserved . . . . . . . . . . . . . . . . . . . . . . . . . 35

6.12

6.13

6.14

6.15

6.16

Read status enhanced . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Read EDC Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Read electronic signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Read ONFI signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Read parameter page . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Concurrent operations and extended read status . . . . . . . . . . . . . . . . 43

Data protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Software algorithms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

9.1

9.2

9.3

9.4

9.5

Bad block management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

NAND Flash memory failure modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Garbage collection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Wear-leveling algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Error correction code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

Program and erase times and endurance cycles . . . . . . . . . . . . . . . . . 48

3/69

NAND04G-B2D, NAND08G-BxC

List of tables

Table 1.

Table 2.

Table 3.

Table 4.

Table 5.

Table 6.

Table 7.

Table 8.

Table 9.

Table 10.

Table 11.

Table 12.

Table 13.

Table 14.

Table 15.

Table 16.

Table 17.

Table 18.

Table 19.

Table 20.

Table 21.

Table 22.

Table 23.

Table 24.

Table 25.

Table 26.

Table 27.

Table 28.

Table 29.

Table 30.

Table 31.

Table 32.

Table 33.

Table 34.

Table 35.

Device Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Product description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Valid Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Address insertion (x8 devices) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Address insertion (x16 devices) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Address definition (x8 devices) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Address definition (x16 devices) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Copy back program addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Address definition for EDC units (x8 devices) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Address definition for EDC units (x16 devices) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Status Register bits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

EDC Status Register bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Electronic signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Electronic signature byte 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Electronic signature byte 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Electronic signature byte 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Read ONFI signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Parameter page data structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Extended Read Status Register commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Block failure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Program erase times and program erase endurance cycles . . . . . . . . . . . . . . . . . . . . . . . 48

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

Operating and AC measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

DC characteristics (1.8 V devices) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

DC characteristics (3 V devices). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

AC characteristics for command, address, data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

AC characteristics for operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package mechanical data. . . . . 65

LGA52 12 x 17 mm, 1 mm pitch, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . 66

Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67

Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

5/69

Recommended Resources

Transformerless DC-DC converter circuit diagram

TDA1555Q power amplifier circuit diagram

Crying and laughing toy doll circuit

JHK-2 type transistor thermostat controller circuit

Charging circuit diagram using thyristor control

Automatic charger circuit

Programs and Calendar: I had no intention of connecting the program to the calendar in the 5 hours before writing this article. But now I have started writing it. This all stems from a question one of my classmates asked me...; wstrom Creative Market

The problem that the USB HID of MSP430F55xx cannot send or receive data with the host computer: My problem now is that the board can successfully communicate with the MSP430 HID USB Application of TI's msp430ware USB HID Demo. The software in the picture is a test software included with CCS. If ...; ljjdkl99 Microcontroller MCU

[ESP32-Audio-Kit Audio Development Board Review] Display Driver for Color OLED Screen: The ESP32-Audio-Kit development board is a development board that focuses on audio processing. If it is equipped with a picture display function, it will be icing on the cake. Given that the interface...; jinglixixi RF/Wirelessly

Dear bosses: I can run nk.bin after downloading it to the target device through the network, but how can I connect to the target device using remote tools such as Remote RegisterEditor?: The status of my target device: 1. It can access the Internet. 2. It can ping the IP address of the development machine. In PB, Platform Settings Enable CE Target Control support Enable EBoot Space In...; zds1982 Embedded System

KL16Z32 interrupt vector address description: Can someone explainWhat does the 8th item mean? I see a value of 0x4358. Is it a signal value? Or is it written by myself? I searched for a long time and found no relevant explanation....; jplzl10000 NXP MCU

【EVK-NINA-B400 Evaluation Kit】+Hardware: [i=s]This post was last edited by landeng1986 on 2021-5-18 22:50[/i]The EVK-NINA-B400 evaluation kit was delivered during the 51 period, but I didn't have time to look at it. I went on a long business...; landeng1986 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components