NAND16GW3C4AN1E datasheet, PDF

Datasheet> All Categories > NAND16GW3C4AN1E

Preview

NAND16GW3C4AN1E: Description8/16 Gbit, 2112 byte page, 3 V supply, multilevel, multiplane, NAND Flash memory; File Size1MB，58 Pages; ManufacturerNumonyx ( Micron ); Websitehttps://www.micron.com

Download Datasheet View All

NAND16GW3C4AN1E Overview

8/16 Gbit, 2112 byte page, 3 V supply, multilevel, multiplane, NAND Flash memory

Preview

Download Datasheet

View All

NAND08GW3C2A

NAND16GW3C4A

8/16 Gbit, 2112 byte page,

3 V supply, multilevel, multiplane, NAND Flash memory

Features

■

High density multilevel cell (MLC) Flash

memory

– Up to 16 Gbit memory array

– Up to 512 Mbit spare area

– Cost-effective solutions for mass storage

applications

NAND interface

– x 8 bus width

– Multiplexed address/data

Supply voltage: V

= 2.7 to 3.6 V

Page size: (2048 + 64 spare) bytes

Block size: (256K + 8K spare) bytes

Multiplane architecture

– Array split into two independent planes

– Program/erase operations can be

performed on both planes at the same time

Page read/program

– Random access: 60 µs (max)

– Sequential access: 25 ns (min)

– Page program operation time: 800 µs (typ)

Multipage program time (2 pages): 800 µs (typ)

Fast block erase

– Block erase time: 2.5 ms (typ)

Multiblock erase time (2 blocks): 2.5 ms (typ)

Status register

Electronic signature

Serial number option

Chip enable ‘don’t care’

■

TSOP48 12 x 20 mm (N)

■

LGA52 12 x 17 mm (N)

■

Data protection

– Hardware program/erase locked during

power transitions

Development tools

– Error correction code models

– Bad block management and wear leveling

algorithm

– HW simulation models

Data integrity

– 10,000 program/erase cycles (with ECC)

– 10 years data retention

ECOPACK

packages available

■

January 2008

Rev 2

1/58

www.numonyx.com

NAND08GW3C2A, NAND16GW3C2A

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Memory array organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

2.1

Bad blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

3.1

3.2

3.3

3.4

3.5

3.6

3.7

3.8

3.9

3.10

Inputs/outputs (I/O0-I/O7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Address Latch Enable (AL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Command Latch Enable (CL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Chip Enable (E

, E

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Read Enable (R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Write Enable (W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Write Protect (WP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Ready/Busy (RB

, RB

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.1

4.2

4.3

4.4

4.5

4.6

Command Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Address Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Data Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Data Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Write Protect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Standby . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Command set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Device operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

6.1

6.2

6.3

6.4

Read Memory Array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Random Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Page Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Page Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

2/58

NAND08GW3C2A, NAND16GW3C2A

6.5

6.6

6.7

6.8

6.9

6.10

6.11

Sequential Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Random Data Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Multiplane Page Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Block Erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Multiplane Block Erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Read Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

6.11.1

6.11.2

6.11.3

Write protection bit (SR7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

P/E/R controller bit (SR6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Error bit (SR0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

6.12

6.13

SR5, SR4, SR3, SR2 and SR1 bits are reserved . . . . . . . . . . . . . . . . . . . 29

Read Electronic Signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Concurrent operations and ERS on the NAND16GW3C2A . . . . . . . . . 32

Data protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Software algorithms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

9.1

9.2

9.3

9.4

9.5

Bad block management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

NAND Flash memory failure modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Garbage collection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Wear-leveling algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Hardware simulation models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

9.5.1

9.5.2

Behavioral simulation models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

IBIS simulations models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Program and erase times and endurance cycles . . . . . . . . . . . . . . . . . 38

Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

12.1

12.2

Ready/Busy signal electrical characteristics . . . . . . . . . . . . . . . . . . . . . . 52

Data protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

3/58

NAND08GW3C2A, NAND16GW3C2A

List of tables

Table 1.

Table 2.

Table 3.

Table 4.

Table 5.

Table 6.

Table 7.

Table 8.

Table 9.

Table 10.

Table 11.

Table 12.

Table 13.

Table 14.

Table 15.

Table 16.

Table 17.

Table 18.

Table 19.

Table 20.

Table 21.

Table 22.

Table 23.

Table 24.

Table 25.

Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Valid blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Address insertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Address definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Status Register bits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Electronic signature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Electronic signature byte 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Electronic signature byte 4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Electronic signature byte 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Extended Read Status Register commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Block failure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Program and erase times and program erase endurance cycles . . . . . . . . . . . . . . . . . . . . 38

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Operating and ac measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

DC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

AC characteristics for command, address, data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

AC characteristics for operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package mechanical data. . . . . 54

LGA52 12 x 17 mm, 1 mm pitch, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . 55

Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

5/58

Recommended Resources

FCOG6100 thyristor trigger board

Active voice regulator circuit diagram

TDA8190 power amplifier circuit

450Hz Wien Bridge Signal Generator Circuit

Amplification circuit using field effect transistors to increase input impedance

Brine pump circuit

It is impossible to preset initial values when defining global variables in CCS5. How can I solve this problem?: I use the following statement to define a global variable, but after simulation, I check the corresponding position in RAM and it is not the preset initial value but a random value. What should I do? ...; ccen3020 Microcontroller MCU

Recruitment of registered electronic engineers: Our company is now urgently recruiting an electronic engineer (electronic information, radio, television and film), with intermediate and senior professional titles in electric control. The fee is neg...; guakao014 Recruitment

[MCU technical data summary]: 《Friends who don’t need it or already have it can skip it. File format: PDF》 "I will post them in this order" 1 51 MCU_C language introductory tutorial 23 pages 2 C51 MCU C language programming basics...; szwbrf1 MCU

How many independently adjustable PWM channels can the STM8S105S6 provide?: As the title says, the frequency is fixed...; hantoufool stm32/stm8

Highlights of the week: 2018.5.21-5.27: [size=4]It’s time to review the highlights. Come and see what exciting posts and activities appeared last week! [/size][size=4] [/size] [size=4][color=#ff0000][b][u]Recommended wonderful posts:[/u][/b...; okhxyyo Talking

F28069M launchpad is here~~~: Haha, I couldn't help buying the new 28069 launchpad from TI when I saw it! :loveliness: My own board is actually pretty good, right? :pleased: But... I just couldn't help myself... :time: Without fur...; nemo1991 Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components