EEWORLDEEWORLDEEWORLD

Part Number

Search

D7894ZOV102RA900

Description
METAL-OXIDE VARISTOR (MOV),1KV V(RMS),18KA I(TM),RADIAL
CategoryPassive components    The resistor   
File Size67KB,1 Pages
ManufacturerWorld Produts Inc.
Websitehttp://www.worldproducts.com
Download Datasheet Parametric View All

D7894ZOV102RA900 Overview

METAL-OXIDE VARISTOR (MOV),1KV V(RMS),18KA I(TM),RADIAL

D7894ZOV102RA900 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionRadial,
Reach Compliance Codeunknown
ECCN codeEAR99
Circuit maximum DC voltage1200 V
Circuit RMS maximum voltage1000 V
Maximum energy absorption capacity900 J
JESD-609 codee0
Manufacturer's serial numberD7894
Installation featuresTHROUGH HOLE MOUNT
Package formRadial
Resistor typeVARISTOR
surface mountNO
technologyMETAL OXIDE FILM
Terminal surfaceTin/Lead (Sn/Pb)
Base Number Matches1
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? Thank you!...
eeleader-mcu FPGA/CPLD
Embedded
I heard that embedded systems are very popular recently... But I still don't know what embedded systems are for? It seems that there are ARM and Linux directions, etc. If I want to get involved in thi...
lindandaixu ARM Technology
MOJO V3 ISE Engineering
ISE newly built MOJO V3 projectStep 1: Launch ISEStep 2: Create a new projectStep 3: Create a new fileStep 4: SynthesisStep 5: Set the pins and save them casually, and then modify the UCF fileAfter ed...
xutong FPGA/CPLD
Beaglebone peripheral circuit design driver code modification
Modified according to TI Android ICS 4.0.3 DevKitV3.0.1 AM335x EMV-SK Sources. [b]1 Modify to support the user indicator light on beaglebone:[/b] Modified source code location: [color=#000][font=Helve...
523335234 DSP and ARM Processors
Let's take a look at the operation panel of the old inverter
As shown in the figure below, the main control chip in this operation board is STC89LE52, and the communication with the device is in the form of a serial port. In order to ensure the reliability of c...
wugx 51mcu
Tips for Improving Timing and FPGA Resource Utilization
1. If a signal is generated by multiple signals through complex combinational logic and timing logic, then the combinational logic should be evenly distributed in front of each reg variable. It should...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2149  2053  2642  583  1351  44  42  54  12  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号