DY6009BG432FC datasheet, PDF - EEWORLD Datasheet

DY6009BG432FC: DescriptionField Programmable Gate Array, 256-Cell, CMOS, PBGA432,; CategoryProgrammable logic devices Programmable logic; File Size3MB，53 Pages; ManufacturerDynachip Corp

Download Datasheet Parametric View All

DY6009BG432FC Overview

Field Programmable Gate Array, 256-Cell, CMOS, PBGA432,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	BGA, BGA432,31X31,50
Reach Compliance Code	unknown
JESD-30 code	S-PBGA-B432
JESD-609 code	e0
Number of entries	128
Number of logical units	256
Output times	128
Number of terminals	432
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA432,31X31,50
Package shape	SQUARE
Package form	GRID ARRAY
power supply	3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Base Number Matches	1

[National Technology N32G457 Review] RT_Thread solves the problem that SPI NSS cannot be pulled low: Yesterday, I tested that SPI NSS could not be pulled low. Today, I debugged step by step and found the reason. The record is as follows: Originally, the records were based on serial numbers. */ /* 结构体...; lugl4313820 Domestic Chip Exchange

A Transformer Design on LTspice: This is a transformer flyback circuit that my teacher gave me. I want to know the function of each part of this circuit, and want to select the optimal inductance value on the transformer coil, as wel...; Decim Analog electronics

I accidentally got to know another administrator: [align=center]EEWORLD Xiang Nong [/align][align=left][size=4]Xiang Nong, deputy editor-in-chief of EEWORLD. He was called "one of the two journalists that China can talk to" by Intel Chairman Barrett;...; open82977352 Talking

Urgent help: CPLD has two pwm output pins and cannot detect signals.: module pwm_f2 (clk,rst,pwm1,pwm2,clk_div); input rst; input clk; output reg pwm1; output reg pwm2; output reg clk_div; reg[19:0]cnt; always@(posedge clk or negedge rst) if (!rst) cnt 0) && (dead_cnt<2...; 824653578 FPGA/CPLD

APA600 core current abnormality: I chose the APA600 chip, but when the device is heated, the core power consumption goes up. I measured that the current is about 14mA higher, and it is normal when the temperature drops. If anyone has...; ZQ0313023 FPGA/CPLD

[Silicon Labs BG22-EK4108A Bluetooth Development Review] 1: IoT product introduction and BLE environment construction: 1 Introduction I have been engaged in the industry of IoT smart home, and I am quite familiar with Silicon. Their Zigbee is the No.1 in the industry, and I use it a lot in IoT Zigbee. I am very famili...; 忆作音符 Development Kits Review Area

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components