DF9A-19S-1V(54) datasheet, PDF

DF9A-19S-1V(54): DescriptionBoard Connector, 19 Contact(s), 2 Row(s), Female, Straight, 0.039 inch Pitch, Surface Mount Terminal, Locking Mech, Beige Insulator, Plug; CategoryThe connector The connector; File Size232KB，8 Pages; ManufacturerHirose; Websitehttp://www.hirose-connectors.com/

Download Datasheet Parametric View All

DF9A-19S-1V(54) Overview

Board Connector, 19 Contact(s), 2 Row(s), Female, Straight, 0.039 inch Pitch, Surface Mount Terminal, Locking Mech, Beige Insulator, Plug

Parameter Name	Attribute value
Reach Compliance Code	unknown
Other features	W/O METAL FITTING, TUBE PKG.
Board mount options	PEG
body width	0.165 inch
subject depth	0.13 inch
body length	0.524 inch
Body/casing type	PLUG
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU
Contact completed and terminated	TIN/LEAD
Contact point gender	FEMALE
Contact material	PHOSPHORUS-COPPER
contact mode	STAGGERED
Contact resistance	50 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	250VAC V
Durability	100 Cycles
Insulation resistance	500000000 Ω
Insulator color	BEIGE
insulator material	POLYAMIDE
Manufacturer's serial number	DF9
Plug contact pitch	0.039 inch
Installation option 1	LOCKING MECH
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	85 °C
Minimum operating temperature	-45 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	3.9116 mm
polarization key	POLARIZED HOUSING
Rated current (signal)	0.5 A
Guideline	UL
reliability	COMMERCIAL
Terminal length
Terminal pitch	0.9906 mm
Termination type	SURFACE MOUNT
Total number of contacts	19
Base Number Matches	1

1mm Pitch SMT Board to Board Connector(Standard Interface Connector Compliant with VESA FPDI-1)

DF9 Series

sFeatures

1. Compliant with the VESA FPDI-1 Standard Interface Connector

The 31 and 41 contact connectors comply with the standard connector specification for the flat panel display interface, which

U.S VESA. has selected as FPDI-1.

VESA: Video Electronics Standards Association

FPDI-1: Flat Panel Display Interface

2. Perfect Mis-insertion Prevention

The mating area is designed in a trapezoidal structure, and perfectly prevents the mis-insertion despite the miniature size.

3. Equipped with Easy Lock Mechanism

The easy lock mechanism assures the firm insertion and extraction properties as well as the insertion/extraction feeling touch.

4. Smooth Insertion and Extraction Feeling

The contact is constructed without the material fragible surface in the contact portion, and provides a smooth insertion and

use feeling.

5. Setting Two Type Platings as Standard

Two type platings, tin plating and gold plating, are prepared, and either appropriate plating can be selected under cost and

use conditions.

Structure to Prevent Mis-insertion

Lock Mechanism

sApplications

LCD (Liquid Crystal Display), Mobile phone, Note PC

A278

How to calculate binary: How do you convert decimal 7/16 into binary, and how do you convert -5/16 into binary? I don't know how to calculate it. Can anyone who knows please give me some advice?...; xiaoyuanhb09 Embedded System

I need help from an expert to draw an EDA electrical diagram!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:17[/i] I need help from an expert! EDA or other! Electrical diagram! Send me a screenshot! See the attached schematic! Thanks! [email=xiongya...; xiongyaqi Electronics Design Contest

Weak signal amplification problem, urgent help: The signal input is too small, theoretically 1-20nA, and this needs to be amplified to 2V. Any experts can give me some advice? I'd be grateful....; anylaser Analog electronics

A young man uses stones to extract silicon to make chips, claiming to "solve" the chip crisis in 99 seconds: The world is in a "chip shortage crisis". When a Canadian guy heard about this, he immediately became anxious and determined to solve this problem. He thought about it and realized that the main raw m...; 赵玉田 Creative Market

Analysis of the schematic diagram of PWM generated by operational amplifier: The picture shows a DC-DC control module for LED headlights. The LED is dimmed by a PWM signal, that is, the current changes. The input voltage is 13.5V. I would like to ask you a few questions. 1. Ca...; 了咯哦 Analog electronics

FPGA Tri-State IO Issues: As the title says, design a bidirectional IO, in the top module always @(posedge clk_sys) ad_dout <= 16'haa; assign ad_din = io_ad_d; assign io_ad_d = ad_iodata_out_sel ? 16'hzzzz : ad_dout; Using the...; qiantuo1234 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components