DS26303L-075+ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> DS26303L-075+

DS26303L-075+: DescriptionPCM Transceiver, 1-Func, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-144; CategoryWireless rf/communication Telecom circuit; File Size1MB，103 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html; Environmental Compliance

Download Datasheet Parametric Compare View All

DS26303L-075+ Overview

PCM Transceiver, 1-Func, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-144

DS26303L-075+ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	QFP
package instruction	20 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-144
Contacts	144
Reach Compliance Code	compliant
JESD-30 code	S-PQFP-G144
JESD-609 code	e3
length	20 mm
Number of functions	1
Number of terminals	144
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	HLFQFP
Encapsulate equivalent code	QFP144,.87SQ,20
Package shape	SQUARE
Package form	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum slew rate	0.478 mA
Nominal supply voltage	3.3 V
surface mount	YES
Telecom integrated circuit types	PCM TRANSCEIVER
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	20 mm
Base Number Matches	1

Preview

Download Datasheet

View All

DS26303

3.3V, E1/T1/J1, Short-Haul,

Octal Line Interface Unit

www.maxim-ic.com

GENERAL DESCRIPTION

The DS26303 is an 8-channel short-haul line

interface unit (LIU) that supports E1/T1/J1 from a

single 3.3V power supply. A wide variety of

applications are supported through internal

termination or external termination. A single bill of

material can support E1/T1/J1 with minimum external

components. Redundancy is supported through

nonintrusive monitoring, optimal high-impedance

modes, and configurable 1:1 or 1+1 backup

enhancements. An on-chip synthesizer generates the

E1/T1/J1 clock rates by a single master clock input of

various frequencies. Two clock output references are

also offered.

FEATURES

8 Complete E1, T1, or J1 Short-Haul Line

Interface Units

Independent E1, T1, or J1 Selections

Internal Software-Selectable Transmit and

Receive-Side Termination

Crystal-Less Jitter Attenuator

Selectable Single-Rail and Dual-Rail Mode

and AMI or HDB3/B8ZS Line Encoding and

Decoding

Detection and Generation of AIS

Digital/Analog Loss-of-Signal Detection as

per T1.231, G.775, and ETS 300 233

External Master Clock can be Multiple of

2.048MHz or 1.544MHz for T1/J1 or E1

Operation; This Clock will be Internally

Adapted for T1 or E1 Use

Built-In BERT Tester for Diagnostics

8-Bit Parallel Interface Support for Intel or

Motorola Mode or a 4-Wire Serial Interface

Hardware Mode Interface Support

Transmit Short-Circuit Protection

G.772 Nonintrusive Monitoring

Specification Compliance to the Latest T1

and E1 Standards—ANSI T1.102, AT&T Pub

62411, T1.231, T1.403, ITU-T G.703, G.742,

G.775, G.823, ETS 300 166, and ETS 300 233

Single 3.3V Supply with 5V Tolerant I/O

JTAG Boundary Scan as per IEEE 1149.1

144-Pin eLQFP Package

APPLICATIONS

T1 Digital Cross-Connects

ATM and Frame Relay Equipment

Wireless Base Stations

ISDN Primary Rate Interface

E1/T1/J1 Multiplexer and Channel Banks

E1/T1/J1 LAN/WAN Routers

FUNCTIONAL DIAGRAM

Jtag

Software Control,

Hardware Control

and JTAG

MODESEL

RLOS

RTIP

RRING

TTTIP

TRING

Receiver

Transmitter

RPOS

RNEG

RCLK

TPOS

TNEG

TCLK

ORDERING INFORMATION

PART

TEMP RANGE

0°C to +70°C

-40°C to +85°C

PIN-PACKAGE

144 eLQFP

DS26303L-XXX

DS26303L-XXX+

DS26303LN-XXX

DS26303LN-XXX+

DS26303

Note:

When XXX is 075, the part defaults to 75

impedance in E1

mode; when XXX is 120, the part defaults to 120

impedance.

Denotes a lead-free/RoHS-compliant package.

e = Exposed Pad.

Note:

Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device

may be simultaneously available through various sales channels. For information about device errata, click here:

www.maxim-ic.com/errata.

1 of 101

REV: 053107

DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit

TABLE OF CONTENTS

DETAILED DESCRIPTION ...............................................................................................................6

TELECOM SPECIFICATIONS COMPLIANCE.................................................................................7

BLOCK DIAGRAMS .........................................................................................................................9

PIN DESCRIPTION .........................................................................................................................11

4.1 H

ARDWARE AND

OST

ORT

PERATION

......................................................................................20

4.1.1

4.1.2

4.1.3

4.1.4

Hardware Mode................................................................................................................................... 20

Serial Port Operation .......................................................................................................................... 21

Parallel Port Operation........................................................................................................................ 22

Interrupt Handling ............................................................................................................................... 22

REGISTERS ....................................................................................................................................24

5.1 R

EGISTER

ESCRIPTION

...............................................................................................................29

5.1.1

5.1.2

5.1.3

5.1.4

Primary Registers................................................................................................................................ 29

Secondary Registers........................................................................................................................... 38

Individual LIU Registers ...................................................................................................................... 40

BERT Registers .................................................................................................................................. 47

FUNCTIONAL DESCRIPTION........................................................................................................54

6.1 P

OWER

-U

P AND

ESET

.................................................................................................................54

6.2 M

ASTER

LOCK

............................................................................................................................54

6.3 T

RANSMITTER

...............................................................................................................................55

6.3.1

6.3.2

6.3.3

6.3.4

6.3.5

6.3.6

6.3.7

6.3.8

Transmit Line Templates .................................................................................................................... 56

LIU Transmit Front-End ...................................................................................................................... 58

Dual-Rail Mode ................................................................................................................................... 59

Single-Rail Mode................................................................................................................................. 59

Zero Suppression—B8ZS or HDB3 .................................................................................................... 59

Transmit Power-Down ........................................................................................................................ 59

Transmit All Ones................................................................................................................................ 59

Driver Fail Monitor............................................................................................................................... 59

Peak Detector and Slicer .................................................................................................................... 59

Clock and Data Recovery ................................................................................................................... 59

Loss of Signal...................................................................................................................................... 60

AIS ...................................................................................................................................................... 60

Bipolar Violation and Excessive Zero Detector................................................................................... 62

LIU Receiver Front-End ...................................................................................................................... 62

6.4

ECEIVER

.....................................................................................................................................59

6.4.1

6.4.2

6.4.3

6.4.4

6.4.5

6.4.6

6.5

6.6

6.7

6.8

ITLESS

-P

ROTECTION

WITCHING

(HPS) ......................................................................................62

ITTER

TTENUATOR

.....................................................................................................................64

G.772 M

ONITOR

...........................................................................................................................65

OOPBACKS

..................................................................................................................................65

Analog Loopback ................................................................................................................................ 65

Digital Loopback.................................................................................................................................. 65

Remote Loopback............................................................................................................................... 66

Dual Loopback .................................................................................................................................... 67

Configuration and Monitoring.............................................................................................................. 68

BERT Interrupt Handling..................................................................................................................... 69

Receive Pattern Detection .................................................................................................................. 69

Transmit Pattern Generation............................................................................................................... 71

6.8.1

6.8.2

6.8.3

6.8.4

6.9

BERT...........................................................................................................................................68

6.9.1

6.9.2

6.9.3

6.9.4

JTAG BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT ...................................72

7.1 TAP C

ONTROLLER

TATE

ACHINE

..............................................................................................73

7.1.1

7.1.2

7.1.3

7.1.4

Test-Logic-Reset................................................................................................................................. 73

Run-Test-Idle ...................................................................................................................................... 73

Select-DR-Scan .................................................................................................................................. 73

Capture-DR ......................................................................................................................................... 73

2 of 101

DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit

7.1.5

7.1.6

7.1.7

7.1.8

7.1.9

7.1.10

7.1.11

7.1.12

7.1.13

7.1.14

7.1.15

7.1.16

Shift-DR............................................................................................................................................... 73

Exit1-DR.............................................................................................................................................. 73

Pause-DR............................................................................................................................................ 73

Exit2-DR.............................................................................................................................................. 73

Update-DR .......................................................................................................................................... 73

Select-IR-Scan .................................................................................................................................... 74

Capture-IR........................................................................................................................................... 74

Shift-IR ................................................................................................................................................ 74

Exit1-IR ............................................................................................................................................... 74

Pause-IR ............................................................................................................................................. 74

Exit2-IR ............................................................................................................................................... 74

Update-IR............................................................................................................................................ 74

EXTEST .............................................................................................................................................. 76

HIGHZ ................................................................................................................................................. 76

CLAMP................................................................................................................................................ 76

SAMPLE/PRELOAD ........................................................................................................................... 76

IDCODE .............................................................................................................................................. 76

BYPASS.............................................................................................................................................. 76

Boundary Scan Register ..................................................................................................................... 77

Bypass Register .................................................................................................................................. 77

Identification Register ......................................................................................................................... 77

7.2

NSTRUCTION

EGISTER

................................................................................................................76

7.2.1

7.2.2

7.2.3

7.2.4

7.2.5

7.2.6

7.3

EST

EGISTERS

..........................................................................................................................77

7.3.1

7.3.2

7.3.3

OPERATING PARAMETERS .........................................................................................................78

THERMAL CHARACTERISTICS....................................................................................................79

AC CHARACTERISTICS ................................................................................................................80

10.1 L

INE

NTERFACE

HARACTERISTICS

...............................................................................................80

10.2 P

ARALLEL

OST

NTERFACE

IMING

HARACTERISTICS

.................................................................81

10.3 S

ERIAL

ORT

................................................................................................................................93

10.4 S

YSTEM

IMING

............................................................................................................................94

10.5 JTAG T

IMING

................................................................................................................................96

11 PIN CONFIGURATION ...................................................................................................................97

11.1 144-P

LQFP

WITH

XPOSED

..............................................................................................97

12 PACKAGE INFORMATION ............................................................................................................98

12.1 144-P

LQFP

WITH

XPOSED

ACKAGE

UTLINE

(56-G6037-002) (S

HEET

2) ..............98

12.2 144-P

LQFP

WITH

XPOSED

ACKAGE

UTLINE

HEET

2).........................................99

13 DOCUMENT REVISION HISTORY...............................................................................................100

3 of 101

DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit

LIST OF FIGURES

Figure 3-1. Block Diagram ........................................................................................................................................... 9

Figure 3-2. Receive Logic Detail................................................................................................................................ 10

Figure 3-3. Transmit Logic Detail............................................................................................................................... 10

Figure 4-1. 144-Pin eLQFP Pin Assignment ............................................................................................................. 19

Figure 4-2. Serial Port Operation for Write Access ................................................................................................... 21

Figure 4-3. Serial Port Operation for Read Access with CLKE = 0 ........................................................................... 21

Figure 4-4. Serial Port Operation for Read Access with CLKE = 1 ........................................................................... 22

Figure 4-5. Interrupt Handling Flow Diagram ............................................................................................................ 23

Figure 6-1. Prescaler PLL and Clock Generator ....................................................................................................... 54

Figure 6-2. T1 Transmit Pulse Templates ................................................................................................................. 56

Figure 6-3. E1 Transmit Pulse Templates ................................................................................................................. 57

Figure 6-4. LIU Front-End.......................................................................................................................................... 58

Figure 6-5. HPS Logic ............................................................................................................................................... 63

Figure 6-6. HPS Block Diagram................................................................................................................................. 63

Figure 6-7. Jitter Attenuation ..................................................................................................................................... 64

Figure 6-8. Analog Loopback..................................................................................................................................... 65

Figure 6-9. Digital Loopback...................................................................................................................................... 66

Figure 6-10. Remote Loopback ................................................................................................................................. 66

Figure 6-11. Dual Loopback ...................................................................................................................................... 67

Figure 6-12. PRBS Synchronization State Diagram.................................................................................................. 70

Figure 6-13. Repetitive Pattern Synchronization State Diagram............................................................................... 71

Figure 7-1. JTAG Functional Block Diagram ............................................................................................................. 72

Figure 7-2. TAP Controller State Diagram................................................................................................................. 75

Figure 10-1. Intel Nonmuxed Read Cycle ................................................................................................................. 82

Figure 10-2. Intel Mux Read Cycle ............................................................................................................................ 83

Figure 10-3. Intel Nonmux Write Cycle...................................................................................................................... 85

Figure 10-4. Intel Mux Write Cycle ............................................................................................................................ 86

Figure 10-5. Motorola Nonmux Read Cycle .............................................................................................................. 88

Figure 10-6. Motorola Mux Read Cycle..................................................................................................................... 89

Figure 10-7. Motorola Nonmux Write Cycle .............................................................................................................. 91

Figure 10-8. Motorola Mux Write Cycle ..................................................................................................................... 92

Figure 10-9. Serial Bus Timing Write Operation........................................................................................................ 93

Figure 10-10. Serial Bus Timing Read Operation with CLKE = 0.............................................................................. 93

Figure 10-11. Serial Bus Timing Read Operation with CLKE = 1.............................................................................. 93

Figure 10-12. Transmitter Systems Timing ............................................................................................................... 94

Figure 10-13. Receiver Systems Timing ................................................................................................................... 95

Figure 10-14. JTAG Timing ....................................................................................................................................... 96

4 of 101

DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit

LIST OF TABLES

Table 2-1. T1-Related Telecommunications Specifications ........................................................................................ 7

Table 2-2. E1-Related Telecommunications Specifications ........................................................................................ 8

Table 4-1. Pin Descriptions........................................................................................................................................ 11

Table 4-2. Hardware Mode Configuration Examples................................................................................................. 20

Table 4-3. Parallel Port Mode Selection and Pin Functions ...................................................................................... 22

Table 5-1. Primary Register Set ................................................................................................................................ 24

Table 5-2. Secondary Register Set............................................................................................................................ 25

Table 5-3. Individual LIU Register Set....................................................................................................................... 25

Table 5-4. BERT Register Set ................................................................................................................................... 26

Table 5-5. Primary Register Set Bit Map ................................................................................................................... 27

Table 5-6. Secondary Register Set Bit Map .............................................................................................................. 27

Table 5-7. Individual LIU Register Set Bit Map.......................................................................................................... 28

Table 5-8. BERT Register Bit Map ............................................................................................................................ 28

Table 5-9. G.772 Monitoring Control ......................................................................................................................... 32

Table 5-10. TST Template Select Transceiver Register ........................................................................................... 35

Table 5-11. Template Selection................................................................................................................................. 35

Table 5-12. Address Pointer for Bank Selection........................................................................................................ 37

Table 5-13. MCLK Selections .................................................................................................................................... 42

Table 5-14. Jitter Attenuator Bandwidth Selections................................................................................................... 43

Table 5-15. PLL Clock Select .................................................................................................................................... 45

Table 5-16. Clock A Select ........................................................................................................................................ 45

Table 6-1. Telecommunications Specification Compliance for DS26303 Transmitters ............................................ 55

Table 6-2. Registers Related to Control of DS26303 Transmitters ........................................................................... 55

Table 6-3. DS26303 Template Selections................................................................................................................. 56

Table 6-4. LIU Front-End Values ............................................................................................................................... 58

Table 6-5. Loss Criteria T1.231, G.775, and ETS 300 233 Specifications................................................................ 60

Table 6-6. AIS Criteria T1.231, G.775, and ETS 300 233 Specifications.................................................................. 61

Table 6-7. AIS Detection and Reset Criteria ............................................................................................................. 61

Table 6-8. Registers Related to AIS Detection.......................................................................................................... 61

Table 6-9. BPV, Code Violation, and Excessive Zero Error Reporting ..................................................................... 62

Table 6-10. Pseudorandom Pattern Generation........................................................................................................ 68

Table 6-11. Repetitive Pattern Generation ................................................................................................................ 68

Table 7-1. Instruction Codes for IEEE 1149.1 Architecture....................................................................................... 76

Table 7-2. ID Code Structure..................................................................................................................................... 77

Table 7-3 Device ID Codes........................................................................................................................................ 77

Table 8-1. Recommended DC Operating Conditions ................................................................................................ 78

Table 8-2. Capacitance.............................................................................................................................................. 78

Table 8-3. DC Characteristics.................................................................................................................................... 78

Table 9-1. Thermal Characteristics............................................................................................................................ 79

Table 10-1. Transmitter Characteristics..................................................................................................................... 80

Table 10-2. Receiver Characteristics......................................................................................................................... 80

Table 10-3. Intel Read Mode Characteristics ............................................................................................................ 81

Table 10-4. Intel Write Cycle Characteristics ............................................................................................................ 84

Table 10-5. Motorola Read Cycle Characteristics ..................................................................................................... 87

Table 10-6. Motorola Write Cycle Characteristics ..................................................................................................... 90

Table 10-7. Serial Port Timing Characteristics .......................................................................................................... 93

Table 10-8. Transmitter System Timing .................................................................................................................... 94

Table 10-9. Receiver System Timing......................................................................................................................... 95

Table 10-10. JTAG Timing Characteristics................................................................................................................ 96

5 of 101

DS26303L-075+ Related Products

	DS26303L-075+	DS26303LN-075+	DS26303L-075	DS26303LN-075
Description	PCM Transceiver, 1-Func, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-144	PCM Transceiver, 1-Func, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-144	PCM Transceiver, 1-Func, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, MS-026, LQFP-144	PCM Transceiver, 1-Func, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, MS-026, LQFP-144
Is it Rohs certified?	conform to	conform to	incompatible	incompatible
Parts packaging code	QFP	QFP	QFP	QFP
package instruction	20 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-144	20 X 20 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-144	20 X 20 MM, 1.40 MM HEIGHT, MS-026, LQFP-144	20 X 20 MM, 1.40 MM HEIGHT, MS-026, LQFP-144
Contacts	144	144	144	144
Reach Compliance Code	compliant	compliant	not_compliant	not_compliant
JESD-30 code	S-PQFP-G144	S-PQFP-G144	S-PQFP-G144	S-PQFP-G144
JESD-609 code	e3	e3	e0	e0
length	20 mm	20 mm	20 mm	20 mm
Number of functions	1	1	1	1
Number of terminals	144	144	144	144
Maximum operating temperature	70 °C	85 °C	70 °C	85 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HLFQFP	HLFQFP	HLFQFP	HLFQFP
Encapsulate equivalent code	QFP144,.87SQ,20	QFP144,.87SQ,20	QFP144,.87SQ,20	QFP144,.87SQ,20
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260	260	240	240
power supply	3.3 V	3.3 V	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.6 mm	1.6 mm	1.6 mm	1.6 mm
Maximum slew rate	0.478 mA	0.478 mA	0.478 mA	0.478 mA
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES
Telecom integrated circuit types	PCM TRANSCEIVER	PCM TRANSCEIVER	PCM TRANSCEIVER	PCM TRANSCEIVER
Temperature level	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	40	40	30	30
width	20 mm	20 mm	20 mm	20 mm
Base Number Matches	1	1	1	1
Is it lead-free?	Lead free	Lead free	Contains lead	-

Recommended Resources

How to improve the performance of car power supplies

TA7230P power amplifier circuit diagram

Power amplifier circuit without output transformer (OTL circuit)

Pneumatic detector circuit diagram

Photodiode operational amplifier direct feedback circuit

Cadmium bromine battery charging circuit

[TI's First Low Power Design Competition] + Competition Summary: [i=s] This post was last edited by IC Crawler on 2014-12-27 20:15 [/i] [b][size=3] This competition is really a bit long, and it is already 2015 before I know it. At the beginning of the competition, ...; IC爬虫 Microcontroller MCU

[Repost] Wukong, this is what CRC is all about!: CRC8 = X8+X5+X4+1 X8 means the 7th bit needs XOR operation X5 means the 4th bit needs XOR operation X4 means the 3rd bit needs XOR operation 1 means the 0th bit needs XOR operation As shown in the fig...; iroirior MCU

Summary of Common/Uncommon IOT Protocols: InfrastructureIPv6: IPv6 is an Internet layer protocol for packet-switched internetworking and provides end-to-end datagram transmission across multiple IP networks.6LoWPAN: It is the acronym for IPv6...; Jacktang Wireless Connectivity

How much does it cost to buy an Altera development board?: As the title says, I want a mid-range...; qin552011373 Buy&Sell

There are many "tools" that are not fully understood.: There are many "devices" that I haven't understood thoroughly. Phase-locked loop PLL, voltage-controlled oscillator VCO, low-pass filter LPF, high-pass filter HPF, adder, subtractor, multiplier, divid...; QWE4562009 Discrete Device

The output image flickers severely after DSP processing: I use a Hezhongda test box, the DSP model is DM643. I originally used a routine program to perform simple image processing, and the picture was very good. But later I transplanted some OpenCV code int...; yejing2008 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components