EEWORLDEEWORLDEEWORLD

Part Number

Search

DT2-PTB-15VT04F-R1-0

Description
STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector    terminals   
File Size120KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

DT2-PTB-15VT04F-R1-0 Overview

STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

DT2-PTB-15VT04F-R1-0 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
Fastening methodSCREW
Manufacturer's serial numberDT2
Installation typeCABLE
Number of layers1
Rows1
Number of channels15
safety certificateUL
Terminal and terminal strip typesSTRIP TERMINAL BLOCK
Conductor cross section0.51 mm2
Wire gauge18 AWG
Base Number Matches1
DTerminator 2 PTB/PTX/PTP
Pedestal Terminal Blocks
GelGuard gel sealing technology
Versatile mounting system
Protection can be added as needed
Environmentally sealed protection
The DTerminator 2 PTB/PTX/PTP pedestal-
mounted terminal block systems utilize Tyco
Electronics’ revolutionary GelGuard gel sealing
technology to environmentally protect the wire
connections. Three models have been designed.
The DTerminator 2 PTB terminal block offers
enhanced characteristics with a versatile
mounting system suitable for attachment to
any pedestal faceplate. This model cannot
be protected.
The DTerminator 2 PTX upgradable terminal
block includes a grounding strip. Although it is an
unprotected model, the PTX driver modules can
be easily replaced in the field with protected
driver modules, creating a protected pair unit
when needed.
The DTerminator 2 PTP protected terminal block
contains driver modules with environmentally
sealed circuit protectors. Each connection is
protected by a three-element gas discharge tube.
TELECOM OUTSIDE PLANT
How to connect wince to LAN (urgent)
I wrote it in C#. How do I write the code for WinCE to connect to the LAN? Also, if I connect to the LAN, how can I access the shared files of the specified server? Thank you....
poiuyt Embedded System
EE Logic basic parameters and core chips
[size=5]Basic parameters of the analyzer[/size] 1. Sampling rate 100MHz 2. Sampling channels 16 3. Storage capacity (to be determined) 4. Storage depth (to be determined) 5. Measurement range 0-5V 6. ...
deweyled DIY/Open Source Hardware
How to use the same clock for two msp430g2553 chips
[i=s]This post was last edited by paulhyde on 2014-9-15 03:09[/i] As the title says, I am currently working on a problem of using an oscilloscope to display 8 decreasing circles, using the oscilloscop...
施森林 Electronics Design Contest
Who discovered the latest changes in the forum?
{:1_144:} See who found it first~~ Take a screenshot and answer~~ The first person who answers correctly will receive 100 core coins...
okhxyyo Talking
Request Design Explorer 99 SE
Does anyone have the Design Explorer 99 SE installation package? If so, please share it with me. Thanks!...
天辰 Download Centre
Trial Report 3-Some Summary on Face Recognition
After searching for information these days, I have basically figured out the algorithms for face recognition. Here is a brief description of the various algorithms: (1) FPGA hardware selection uses Xi...
qixiangyujj FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 249  39  729  292  2680  6  1  15  54  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号